

DANDELION SCHEMATICS
 Central Processor
 with
 12K Control Store
 &
 DES Encryption
 &
 Floating Point

<u>PAGE</u>	<u>TITLE</u>	<u>PAGE</u>	<u>TITLE</u>
01	PROM Index & Font 4 Macros	22	<i>control store bank 3 removed</i>
02	2901 ALUs	23	Control Store Parity Checking Logic
03	Look-ahead, Shift Ends, Cin	24	IOP Data Out Multiplexor/Drivers
04	SU Registers	25	Bank Register, NIA Register
05	RH Register, stackP	26	CS Address Terminators & Pullups
06	IB - Instruction Prefetch Buffer	27	Debugger Box Connector
07	XBus: LRotn, RH, ZeroHigh X	28	Gate Allocation & Spare Parts
08	XBus: IB, Constants, ErrIntstackP	29	DES Encryption Logic
09	Microinstruction register	30	DES Finite State Machines
10	Microinstruction Decoding I	31	DES Data Sheet and Clock Generator
11	Microinstruction Decoding II	32	DES FSM State Diagrams
12	Dispatch/Branch	33	DES Timing Diagrams
13	pNIA, pTC (Branching)	34	DES Timing - Overview & Pipelining
14	TPC, TC, Link	35	General Purpose 8-bit port
15	Schedule, Switch, Tasks	36	PC Odds & Ends
16	Error, Emulator, Kernel Proms	37	Floating Point
17	Clocks, Wait Logic	38	Floating Point: WTL1032
18	IOP Data In Buffers, CS Write logic	39	Floating Point: WTL1033
19	Control Store Bank 0	40	PC Odds & Ends
20	Control Store Bank 1	41	PC Odds & Ends
21	Control Store Bank 2		

These drawings use the following [SIL] User.cm parameters:
 0 = Helvetica10
 1 = Helvetica7
 3 = Gates32
 5 = Sil.Ib5
 6 = Sil.Ib6
 7 = Sil.Ib7
 8 = CAS.Ib8

All files are kept on [Indigo]<Dandelion>

Butler Lampson designed this processor.
 Robert Garner implemented the design.
 Tony West expanded the CS to 16K and added DES.
 David Boggs engineered the printed circuit board.