





### CS NIA Line Matching














### 1 KOhm Pullups



Beckman Resnet DIP  
 898-1-1K




<b>LS374</b> u89 b IBPtr.0 c IBPtr.1 d EmuMemErr e StackErr f pc16' g CSParErr h Mesalnt i SFLG'		<b>S374</b> v03 b CSPar.0 c CSPar.1 d CSPar.2 e CSPar.3 f CSPar.4 g CSPar.5 h GoodIBDispc3 i	
<b>S374</b> v15 b MAR_' c AllowMDR_ d TC.0 e TC.1 f TC.2 g TC.3 h KernReq' i TCWaitc1'		<b>S374</b> u69 b Swc3 c Swc3' d EKTrapc2' e EKTrapc2 f EKErr.0' g EKErr.1' h Waitc2' i Waitc3'	
<b>S240</b> w05 a Cycle1 b Cycle2 c Cycle3 d Cycle3' e DRef f WaitPin' g Click.2Pin'		<b>S04</b> v43 a aD.0' b MAR_ c IBEmptyErr' d Des_YBus e XBus_SU f Port_	
<b>S04</b> v39 a AlwaysClk-a b AlwaysClk-b c AlwaysClk-c d WaitClk e RH_ f Fne0		<b>S175</b> u35 b MAS' c MDS' d SDS' e f *anon*	
<b>S00</b> v42 a XBus_SU' b pMAR_' c MarPgCross' d CIN_pc16	<b>S00</b> v85 a Pop b Nibble' c Byte' d Xhigh_0	<b>S00</b> u36 a *anon* b WPort c *anon* d DesClkDisable	
<b>S00</b> v93 a WriteSU' b WriteLink' c WriteRH' d WrIBFront	<b>S00</b> u33 a pTC.0 b pTC.1 c WriteTC' d C2Clk	<b>S00</b> u54 a DRef' b Mode4' c d	
<b>S02</b> v08 a pAlwaysCLK' b pWaitCLK' c WriteIB d Nt_Pt	<b>S08</b> v32 a paSh.0 b pAllowMDR_ c pME d *anon*	<b>S51</b> u90 a b WrTPC	
<b>S10</b> v79 a sh b Push c XByte'	<b>S10</b> v23 a pTC.2 b pTC.3 c Wait	<b>S20</b> a XBus_IB' b EnLRoth'	
<b>LS32</b> v98 a DispBr' b EnDispBr.3A' c EnDispBr2-3B' d EnDispBr0-1'	<b>LS32</b> v20 a Link.0' b Link.1' c Link.2' d Link.3'	<b>LS32</b> u18 a pRet' b *anon* c d M01	
<b>S38</b> v58 a Q.00 b Q.15 c CarryIn d CarryIn	<b>S51</b> u90 a Waitc1' b WriteTPC'	<b>S86</b> v81 a PageCross b MapRef c Refresh d	
<b>S260</b> w04 a IBEmptyErr b *anon*		<b>LS139</b> v49 a b bank decode	

## DES Hardware Configuration Information

The chip is hard-wired in multiplexed control mode.  
 The Master port is wired for writes only.  
 The Auxiliary port is not used at all.  
 Data always flows from the Master port to the Slave port.  
 Des clock is high for c2 and c3, low for c1  
 The microcode is synchronous, so MFLG' is ignored.  
 Key parity errors, PAR', are ignored!

Zero out the high X bus when reading DES




Warning: This drawing contains font 4 macros!

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	DES Encryption Hardware	CPE29.sil	Tony West	Ba	5/30/83	30

		AMD #	min.	max.	actual used	Notes
<b>Clock &amp; Reset</b>						
Clock width HIGH		1	115		241	
Clock width LOW		2	115		170	
Clock Cycle		3	250		411	
Clock High to MAS' & MDS' High	Reset Hold	6	0	50	19	
<b>MP and SP Strobe Times</b>						
MAS' falling to MAS' rising (address)	MAS width Low	32	80		274	Can't exceed 1000, so have to watch out for WaitClk
MDS' falling to MDS' rising (data)	MDS width Low	44a	125	1000	274	
MDS' rising to MDS' falling	MDS Recovery	46	125		137	Can't exceed 1000, so have to watch out for WaitClk
SDS' falling to SDS' rising (data read)	SDS width Low	44a	125	1000	274	
SDS' rising to SDS' falling	SDS Recovery	46	125		137	
Clk falling to MDS' rising	MDS Hold	45	20	70	42	This is the difficult bit! See circuitry below.
Clk falling to SDS' rising	SDS Hold	46	20	70	42	This is the difficult bit! See circuitry below.
<b>MAS Write into Master Port</b>						
Data Valid to MAS' rising	Address Setup	36	55		268	
Data Hold after MAS' rising	Address Hold	37	60		243	
<b>MDS Write into Master Port</b>						
Data Valid to MDS' rising	Data Setup	47b	125		268	
Data Hold after MDS' rising	Data Hold	48	80		243	
<b>SDS Read from Slave Port</b>						
SDS falling to Data Valid	SP Access	49b		120		
SDS rising to Data Invalid	SP Data Hold	50	5			
SDS falling to SFLG rising	SP Flag	51		125		for last byte read

### DES Clock Generator Timing

Note: Because of the requirement to hold MDS' and SDS' for 20 to 70 nanoseconds after DesClk falling, we bring DesClk down early in Cycle 3. MAS', MDS' and SDS' follow at the end of Cycle 3.



### DES Clock Generator

