




EKErr' at Trap location 0


0	IB Empty
1	Stack
2	Emulator Memory
3	CS Parity







MS.0	MS.1	addr size (bits)	high-order map entry addr bits	implied map entry flag bits	color display bank addresses	color display bank size
0	0	20	12-15	8, 9, 10, 11	[0C000-0CFFF]	(1/4 MW)
0	1	21	8, 12-15	9, 10, 11	["], [8C000-8CFFF]	(1/2 MW)
1	0	22	8, 11, 12-15	9, 10	["], ["], [1C000-1CFFF], [9C000-9CFFF]	(1 MW)
1	1	24	8, 11, 9-10, 12-15	none	none (accessed via mode 3)	

YH.0=X.8, YH[1-2]=X[9-10], YH.3=X.11








READ		WRITE - Data Hold	
Clock to CSA' valid	17	tPLH for LS240	12
Transmission Delay	13	tPZ for LS244	10
tAA for IMS 1420-55	50		
CS Data valid at	80		22

This suggests that IMS 1420-70 would also work without any trouble.

Warning: This drawing contains font 4 macros!

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	Control Store Bank 0: 0000-0FFF	CPE19.sil	Tony West	Ba	5/30/83	20



Warning: This drawing contains font 4 macros!