



Bank\_ replaces CrlOPReq', which was connected to 184 on backplane

fX - Low is pCall/pRet



#### Notes on 16K CP additions:

Note that Bank\_ is fY=D, not fZ=4, as stated in the Dandelion Hardware Manual!

Bank\_ replaces CrlOPReq', which is now obsolete. CrlOPReq' was also connected to backplane pin 184.



The meaning of Des\_YBus' depends on which cycle it is activated in:

- Des\_YBus' in C2 means Write Des Address
- Des\_YBus' in C1 or C3 means Write Des Data

XBus\_Des' can be activated in any cycle  
See page sCPE31 for details of DES logic

The fZNorm-High decoder has been added in the 16K CP to derive the DES decodes.

There are 2 spare fZ decodes available for future expansion






#### S138 Timing:

Propagation delays


- from Selects to Q' 14nS
- from Enables to Q' 13nS


These timings are very conservative!





### EnDispBr






DispBr[0-1] = max(c+32,69,133)

20 ^ to fY  
24[3] S151 select to DispBr  
18 DispBr' setup  
64[3]=69


95 ^ to EnDispBr0-1'  
18[2] S151 E' to DispBr  
18 DispBr' setup  
131[2] = 133 nS

c condition source  
12[2] S151 data to DispBr  
18 DispBr' setup  
c+30[2]=c+32



DispBr Setup

5 S00 in to pTC  
6[1] S64 in to pNIA  
5[1] 25S09/S374 setup  
18 nS




DispBr[2-3]=max(c+26,55,103)


20 ^ to fY  
15[2] S151 select to DispBr  
18 DispBr' setup  
51[4]=55 nS

70 ^ to EnDispBr.3A'  
13[2] S151 E' to DispBr  
18 DispBr' setup  
101[2] = 103 nS


c condition source  
7[1] S151 data to DispBr  
18 DispBr' setup  
c+23[3]=c+26 nS



pNIA[0-3]



pNIA[4-7]



pNIA[0-7]=max(127, 120, 46) nS


94     ^ to RefillIntc2  
 24[3] LS158 SB to pNIA'  
 5[1]  25S09/S374 setup  
 123[4]=127 nS

100    ^ to INIA  
 12[2] LS158 data to pNIA'  
 5[1]  25S09/S374 setup  
 117[3]=120 nS


20     ^ to EKErrc2  
 18[2] LS158 E' to pNIA'  
 5[1]  25S09/S374 setup  
 43[3]=46nS

(See page 11 for pNIA[8-11] timing)


pNIA.8




pNIA.9





pNIA.10



pNIA.11






**Link timing**

- 20 ^ to fX
- 35 Am27S07 tAA
- 22[3] pLink' to Link'
- 18 DispBr' setup
- 95[3]= 98 nS

- 20 ^ to fX.0, NIAX.7'
- 22[3] fX.0 to pRet'
- 22[3] pRet' to Link'
- 18 DispBr' setup
- 82[6] = 88 nS


**TPC/TC timing**



- 77 ^ to Nt
- 35 Am27S07 tAA
- 5[1] 25S09/S374 setup
- 117[1]= 118 nS



If only pullups were used on output of Link (instead of the LS32 kludge), then Link timing would be:

- 98 WriteLink' active
- 25[3] WE' to pLink high
- 18 DispBr' setup
- 141[3] = 144 nS





#### Task Numbers

0	Emulator
1	Display/LSEP
2	Ethernet
3	Refresh
4	Disk
5	IOP
6	Control Store R/W
7	Kernel

**Swc2 timing=max(133,101,101)**

22	^ to Kreq'	20	^ to SwTAddr	28	^ to Nt_Pt
55	F93453 addr to Nt	25	F93453 CS' to Nt	15[2]	S241 EN to Nt
45	F93427 addr to Swc2	45	F93427 addr to Swc2	45	F93427 addr to Swc2
10[1]	25S09 SB setup	10[1]	25S09 SB setup	10[1]	25S09 SB setup
132[1]=133 nS		100[1]=101 nS		98[3]=101 nS	

#### Click Assignment

0	Ethernet
1	Disk
2	IOP
3	Ethernet/Disk
4	Display/LSEP/Rfrsh

**Notes:**

- When Disk = SA4000, Click 3 is Ethernet only.
- When Disk = Trident, Click 3 is Ethernet on even rounds, Trident on Odd rounds (ie, 10-click round)
- The Display & LSEP-refresh tasks never both use Click 4

Warning: This drawing contains font 4 macros!