


D O R A D O D R A W I N G S




Memory Storage Array

Table of contents

<u>TITLE</u>	<u>PAGE</u>
Control	01
Quadrant Clock Drivers	02
Address and Strobe Receivers	03
Bit Slice Drawings	04
Error Corection Bits	12
Memory Chip Address Drivers	13
Error Correction Address Drivers	21





XEROX PARC	Project Dorado	Reference Title Page	File msa.sil	Designer McCreight	Rev Bg	Date 6/29/79	Last Page 21
---------------	-------------------	-------------------------	-----------------	-----------------------	-----------	-----------------	-----------------











Model 0 Signal Names in Font 2



MemAd.0! will be connected thru E 51
 which is presently connected to
 ChipsAre4K.







































































Half ac EC Storage Addressing



Half bd EC Storage Addressing

