





1) Drawings of common logic	01
Midas Muffler Control	01
IOA and IOB	02
Clocks and Temp sense	04
Layout	05
Configuration	06
2) Drawings for TriconD disk Controller	07
State Control Register	08
Format Ram, Counter and Proms	09
Tag Register	10
Disk Drive Control	11
FIFO	13
Error Correction Shift Register	15
Task Wake-Up and IOB parity check	16
Mufflers	18
Clocks	19
I/O pins and Termination	20
Timing Diagram	21
Cable Assembly Drawings	22
3) Drawings for Ethernet Controller	23
Receiver	24
Transmitter	29
Test Logic	34
Clocks	35
Next Bus and IOattention	36
Mufflers	37
Cable I/O and termination	38
Timing Diagrams	40



* Standard muffer addresses are 2000-2100.
See DskEth06.sil for information
on how to set other addresses




IOB receivers






NOTE: IOB data received by this board is passed as part of the disk controller (Pg 18)
Both the disk and the Ethernet check the data parity after it has gone
through the respective FIFO's.

XEROX PARC	Project Dorado	Drawing IOA & IOB	File DskEth02.sil	Designer Bates/Boggs	Rev Ce	Date 7/19/79	Page 02
---------------	-------------------	----------------------	----------------------	-------------------------	-----------	-----------------	------------




Y0 = Disk data
 Y1 = Muffler input bit
 Y2 = Ether status
 Y3 = Ether data






Common Clock circuitry



Common IO circuitry




Temperature Sensor

Power connections are as follows:

Stitch-Weld: 1 & 16 are GND
8 is -5

Multiwire: 16 is GND
8 is -5

except in locations
a18, g03, and g16
which are uncommitted



Spare Socket locations for Multiwire

XEROX PARC	Project Dorado	Drawing Clocks & IO Signals	File DskEth04.sil	Designer Bates/Boggs	Rev Ce	Date 7/23/79	Page 04
---------------	-------------------	--------------------------------	----------------------	-------------------------	-----------	-----------------	------------

	184	168	152	136	120	102	84	68	52	36	20	
	A	B	C	D	E	F	G	H	I	J	K	L
1	Sec Cnt LS169	8,13 MC102	Disk IO MC1650	Sec Cnt LS08	TIOA MC166	Disk IO MC1650	Dr Cont 8T98	IOB MC174	IOB MC197	IOB MC197	IOB MC197	Clock,13 MC1664
41	X	IIII	IIII	SIP	X	IIII	IIII	X	IIII	IIII	IIII	IIII
2	Sec Cnt LS169	MC125	Disk IO MC1650	Disk IO NI25	TIOA MC175	Disk IO MC1650	Disk IO NI25	IOB MC174	MC174	MC174	IOB MC174	Clock SE231
X	III,	IIII	IIII	IIII	IIII,	IIII	IIII	X	X	X	X	I,
3	Sec Cnt N123	ECC MC176	MC124	Sec Cnt LS153	TW MC109			IOB MC174	IOB MC174	IOB MC174	IOB MC174	5,6,12 MC195
42	II	IIIIII	IIII	X	II			X	X	X	X	II,II
4	Sec Cnt PLAT	ECC MC176	ECC MC113	Dr Cont LS174	TW MC231	IOB MC170	IOB MC170	Rx TW MC231		Tx TW MC231	Rx Tw MC135	5,6 MC231
X	IIIIII	IIII	IIII	X	II	X	X	II		II	II	II
5	Sec Cnt N123	ECC MC176	ECC MC113	Dr Cont S288	TW MC231	Disk IO MC174	Host MC170	TW Com MC109	4,5 MC103	Rx CRC F9401	5,11 MC102	
43	II	IIIIII	IIII	X	II	X	X	II	III,	X	IIII	
6	Sec Cnt LS169	ECC MC176	Clock,8 SE212	Dr Cont LS155	TW Bit Cl MC231		Test MC175	4,8 MC231	Clock SE212	Clock SE210	RxCRC,11 MC125	6,4 MC135
X	IIIIII	IIII	II	X	II		IIII	II	II	II	IIII	II
7	Sec Cnt LS169	ECC MC158	ECC MC176	MC102	Muf MU164	TIOA MC161	Test MC158	1,4,10 MC124	Clock SE210	Clock SE210	RxSR Dmp MC135	Rx EOP MC231
44	X	IIII	IIIIII	III,	X	X	III,	IIII	II	II	II	II
8	Sec Cnt LS174	ECC,9 MC158	ECC MC176	FIFO F145A	Out Reg MC176	Sh Reg MC176	In Reg MC173	Rx FSM MC176	Rx SR MC141	Rx Fifo F145A	Rx Par MC170	4,12 MC105
X	IIII	IIIIII	X	X	X	X	X	IIIIII	X	X	X	III
9	Sec Cnt LS174	Out Reg MC231	MC231	FIFO F145A	Out Reg MC170	Sh Reg F00	In Reg MC173	Rx FSM MCM149	Rx SR MC141	Rx Fifo F145A	Rx Reg MC176	Rx Write F16
45	X	II	II	X	X	X	X	X	X	X	X	X
10	Sec Cnt LS174	Bit Cl F16	MC104	FIFO F145A	Out Reg MC176	Sh Reg F00	In Reg MC173	Rx FSM MCM149	Rx SR MC141	Rx Fifo F145A	Rx Reg MC176	Rx Fifo MCM149
X	X	IIII	X	X	X	X	X	X	X	X	X	X
11	Sec Cnt LS174	MC103	MC103	FIFO F145A	Out Reg MC170	Sh Reg F00	In Reg MC173	Rx FSM MCM149	Rx SR MC141	Rx Fifo F145A	Rx Reg MC176	Rx Fifo MC158
46	X	IIII	IIII	X	X	X	X	X	X	X	X	X
12	Muf MU164	MC231	MC195	FIFO F145A	Out Reg MC176	Sh Reg F00	In Reg MC173	Rx FSM MC176	Rx FSM MC136	Rx Fifo F145A	Rx Par MC170	Rx Read F16
X	II	IIII,	X	X	X	X	X	IIIIII	X	X	X	X
13	Muf MU164	Muf MU164	Errors MC197	MC102	Cont MC135	Clock SE210	Clock SE212	Tx FSM MC176	Tx FSM MC136	Tx Fifo F145A	Tx Par MC170	Tx Write F16
47	X	X	IIIIII	IIII	II	II	II	IIIIII	X	X	X	X
14	Fifo Cnt MC158	Fifo Cnt MCM149	Fifo Cnt#4 MC176	Cont MC171	Cont MC231	Cont F00	Clock SE210	Tx FSM MCM149	Tx SR MC141	Tx Fifo F145A	Tx Reg MC176	Tx Fifo MC158
X	X	X	IIII,	X	II	X	II	X	X	X	X	X
15	Fifo Cnt F16	Fifo Cnt MC231	Fifo Cnt MC231	Bit Cl SE210	Cont MC231	Cont F00	Tx FSM MC102	Tx FSM MCM149	Tx SR MC141	Tx Fifo F145A	Tx Reg MC176	Tx Fifo MCM149
48	X	II	II	II	II	X	,III	X	X	X	X	X
16	Fifo Cnt F16	Clock SE212	Cont MC135	Fifo Cnt#2 MC102	Ram MC145A	Ram MC145A		Tx FSM MCM149	Tx SR MC141	Tx Fifo F145A	Tx Reg MC176	Tx Read F16
X	II	II	II	I,II	X	X		X	X	X	X	X
17	Muf MU164	Clock SE211	Clock SE210	TAG MC125	Muf MC231	Ram MC145A	Tx CRC F9401	Tx FSM MC176	Tx SR MC141	Tx Fifo F145A	Tx Par MC170	8,10 MC105
49	X	II	II	III,	II	X	X	IIIIII	X	X	X	III
18		Clock SE210	Clock SE212	Muf MC173	Muf MC173	Muf MC173	ETX MU164	Tx CRC MC125	Clock SE210	Clock SE210	9,10 MC104	FIFOs MC176
50		II	II	X	X	X	X	IIII	II	II	IIII	IIIIII
19	3,5 MC100	MC195	CNT MC136	Disk Muf MC173			ERX MU164	ETX MU164	EFIFO MU164	Pend MC135	Coll MC135	GotBit MC135
50	IIII	IIIIII	X	X			X	X	X	II	II	II
20	Ram MC139	Ram F16	CNT MC136	TAG MC135	TAG MC173	TAG MC173	Rx PD MC176	ERX MU164	8,12 MC124	Ether Clk K1115A	TxGo MC231	Tx PE MC231
X	II	X	II	II	X	X	X	X	IIII	X	II	II
21	Ram MC139	Ram F16	CNT MC136	TAG MCM149	TAG MC173	TAG MC173	Rx PD F16	9, PE MC106	Ether Clk MC210	Ether Clk MC136	Status MC170	EFIFO MU164
51	X	X	X	X	X	X	X	III	II	X	X	X
22	Ram F16	Muf MU164	Muf MU164	TAG F16	TAG MC125	TAG MC125	TAG 8T98	Rx PD MCM149	10 MC231	7,10.11.13 MC102	7, 8 MC135	Muf MC176
X	X	X	X	X	IIII	IIII	IIII,	X	I,	IIII	II	X
23	Temp LM3911	Dr Stat MC109	Dr Stat MC103	Muf MU164	TAG MC125	TAG MC125	TAG 8T98	Next,8 MC105	Next,7,12 MC104	Next MC113	Muf MU164	Muf MC176
X	II	II,I	X	X	IIII	IIII	IIII	III	IIII	,III	X	X
52	Next MC195	Dr Stat MC124	Dr Stat MC124	Clock MC103	Muf MU164	Muf MU164	TAG 8T98	Next MC176	Next MC104	5,6,13 MC176	Muf MC166	Muf MC102
24	IIIIII	IIII	IIII	IIII	X	X	IIIIII	IIIIII	IIII	IIII,	X	IIII

31 chips common to Disk & Ether
 137 chips specific to Disk
 111 chips specific to Ether
 9 spare chip positions
 288 total chip positions

XEROX PARC	Project Dorado	Reference Stitch-Weld board Layout	File DskEth05.sil	Designer Bates/Boggs	Rev Ce	Date 9/24/79	Page 05
---------------	-------------------	---------------------------------------	----------------------	-------------------------	-----------	-----------------	------------

Cut SIP legs at k52 to set the Muffler addresses for the board.

* Standard addresses are 2000-2177.

Muff Addr	P5	P6	P7	P8
0000-0177	cut	cut	cut	cut
0200-0377	cut	cut	cut	
0400-0577	cut	cut		cut
0600-0777	cut	cut		
1000-1177	cut		cut	cut
1200-1377	cut		cut	
1400-1577	cut			cut
1600-1777	cut			
* 2000-2177		cut	cut	cut
2200-2377		cut	cut	
2400-2577		cut		cut
2600-2777		cut		
3000-3177			cut	cut
3200-3377			cut	
3400-3577				cut
3600-3777				

Cut SIP legs at j52 to set the Task numbers for the Ethernet.

* Standard tasks are 6 & 7.

Tasks	P6	P7	P8
2 & 3			cut
4 & 5		cut	
* 6 & 7		cut	cut
8 & 9	cut		
10 & 11	cut		cut
12 & 13	cut	cut	
14 & 15	cut	cut	cut

Cut SIP legs at e41 to set the IOA bus addresses for the board.

* Standard addresses are 10-17.


IOA	P4	P5	P6	P7	P8
000-007	cut	cut	cut	cut	cut
* 010-017	cut	cut	cut	cut	
020-027	cut	cut	cut		cut
030-037	cut	cut	cut		
040-047	cut	cut		cut	cut
050-057	cut	cut		cut	
060-067	cut	cut			cut
070-077	cut	cut			
100-107	cut		cut	cut	cut
110-117	cut		cut	cut	
120-127	cut		cut		cut
130-137	cut		cut		
140-147	cut			cut	cut
150-157	cut			cut	
160-167	cut				cut
170-177	cut				
200-207		cut	cut	cut	cut
210-217		cut	cut	cut	
220-227		cut	cut	cut	cut
230-237		cut	cut	cut	
240-247		cut		cut	cut
250-257		cut			
260-267		cut			cut
270-277		cut			
300-307			cut	cut	cut
310-317			cut	cut	
320-327			cut		cut
330-337			cut		
340-347				cut	cut
350-357				cut	
360-367					cut
370-377					

The EtherFifo ROMs are identical and interchangeable. The DiskRead, EtherRcvr and EtherXmtr ROMs are not.


Name	Type	#	Location
DskEth			
Disk			
DiskRead	SG139	2	a20 a21
DiskTag	MC149	1	d21
DiskUnits	S288	1	d05
DiskFifo	MC149	1	b14
Ether			
EtherPD	MC149	1	h22
EtherRcvr	MC149	3	h09 h10 h11
EtherFifo	MC149	2	l10 l15
EtherXmtr	MC149	3	h14 h15 h16

"DoradoProms DskEth" gets all proms for the DskEth board.
 "DoradoProms Disk" gets all proms for the Trident half of the board. All capacitors 330pf
 "DoradoProms Ether" gets all proms for the Ethernet half of the board.


PLAT at a04





K1115A at j20




Logo is near pin 1. This is a 14 pin pkg. Board pins 8 & 9 aren't used. Remove bypass cap above pin 1



Notes IOB, IOA and Clocks are in DskEth*.sil






XEROX PARC	Project Dorado	Drawing Control RAM and Format Counter	File TriconD03.sil	Designer Roger Bates	Rev Ce	Date 9/24/79	Page 09
---------------	-------------------	--	-----------------------	-------------------------	-----------	-----------------	------------



No Tag Timing if not one of:

2 < Dly < 14



dly gr 3 and ls 12



XEROX PARC	Project Dorado	Drawing TAG register & Bus Drivers	File TriconD04.sil	Designer Roger Bates	Rev Ce	Date 7/23/79	Page 10
---------------	-------------------	---------------------------------------	-----------------------	-------------------------	-----------	-----------------	------------









The characteristics of the MC125 indicate that TtlRunOK' should be high whenever +5V is ON and -5V is OFF.





If an error occurs while writing then diaable the Tag bus drivers until the Tag register is reloaded from the processor.



errors if writing



The above sector counters require the TRIDENT X6A disk to have its sector counters set to provide 4 - 11 117 "sub-sector" pulses per revolution. This is done by setting the disk jumpers as follows:

- X6B
- 2 - 13
- 3 - 12
- 4 - 11
- 5 - 10
- 6 - 09









FHCP

Delay Cnt = 5.5
32
2.8
40.3



Midas- KFIFO (4)



Output timing




Midas- KFIFO (4)




Midas- KSTAT


"Read"




"Compare"






XEROX PARC	Project Dorado	Drawing F I F O Control	File TriconD08.sil	Designer Roger Bates	Rev Ce	Date 9/24/79	Page 14
---------------	-------------------	----------------------------	-----------------------	-------------------------	-----------	-----------------	------------



POLYNOMIAL DIVIDER FOR FIRE CODE GENERATION











Muffler addresses are:

Value listed for Program input
Value plus 2000 for Midas input

Values from 120 to 177 are
used by the Ethernet







System Clocks

Disk Clocks


Delay reading of shift register by 1 bit for correct bit alignment




Radial Cable for Drive 0




Radial Cable for Drive 2




Radial Cable for Drive 1




Radial Cable for Drive 3




Daisy Chain Cable



Head or Cylinder Tag Instruction





Read or Write Instruction



* This value is for reading a pack on the same drive that Headers were written
It may vary by +/- 15 us on other drives



AMP 204729-1




AMP 204742-1


Cal-Comp

Assembly 12433






See DskEth*.sil for IOA, IOB, Muffler Control and Board Clocks



PDEvent.0	PDEvent.1	Event
0	0	No Event
0	1	Collision
1	0	Data Zero
1	1	Data One


See Ether20.sil for FSM truth table




See Ether18.sil for timing diagrams


The slowest Dorado clock speed at which the receiver works is 85 ns (T0 to T1)

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	Dorado	Receiver Control	Ether02.sil	David Boggs	Ce	9/24/79	25



XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	Dorado	Receiver Data Paths	Ether03.sil	David Boggs	Ce	7/08/79	26






All FF Clocks T1


See Ether21 & 22.sil for wakeup timing diagrams






XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	Dorado	Receiver Wakeups	Ether05.sil	David Boggs	Ce	7/08/79	28




See Ether21 & 22.sil for wakeup timing diagrams

XEROX PARC	Project Dorado	Drawing Transmitter Wakeups	File Ether06.sil	Designer David Boggs	Rev Ce	Date 7/08/79	Page 29
---------------	-------------------	--------------------------------	---------------------	-------------------------	-----------	-----------------	------------








See Ether17.sil for timing diagrams

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	Dorado	Transmitter Control	Ether09.sil	David Boggs	Ce	9/24/79	32






See Ether19.sil for timing diagrams

The slowest Dorado clock speed at which the transmitter works is 42.5 ns (T0 to T1)

525 ns < length of jam < 915 ns


XEROX PARC	Project Dorado	Drawing Phase Encoder	File Ether10.sil	Designer David Boggs	Rev Ce	Date 9/24/79	Page 33
---------------	-------------------	--------------------------	---------------------	-------------------------	-----------	-----------------	------------







Dorado Synchronous Clocks

Free-running Ether Clocks





Standard tasks are 6&7.
 Task numbers differ only in
 the low order bit.
 Input is higher priority.
 See DskEth06.sil for how to
 set other tasks.



See Ether21 & 22.sil for timing diagrams

Next=EthTx?'

Prev=EthTx

Curr=EthTx

Next=EthTx?

Prev=EthRx

Curr=EthRx


Next=EthRx?



Repeating last instruction

Blocked


IOatt! 159

Since the NEXT bus (which can lie) is used to decide when to drive IOatt, it is illegal to branch on IOATT in an instruction which BLOCKs and may hold.










See DskEth01.sil for muffler control logic.
DMux addresses 2000-2117 are used by the disk.




To set a host address bit to 1
pull it up to gnd through 91 ohms.



BP

Cannon DAC-25S




Internal Cable

External Cable


Cannon DAC-25P

Cannon DAC-15S




40' Typ


This is a standard Alto II Ethernet external cable part # 216411



Startup




Loading Tx Shift Register






TxEnd has been high since TxSR was last loaded


CRC




ShutDown




Cntr notation is <cntr value><# occupied postions>
 Phase decoder events are encoded in PDEvent.x
 Shift and Load are encoded in RxSRCtrl.x
 state is encoded in RxState.x
 shift also decrements Cntr



Startup




Shutdown




PrePreCollision is the output of the first stage of the Collision synchronizer

Collision








A bitcell is nominally 340 ns.
 A sample is nominally 42.5 ns.




Inputs				Outputs			Comment
Carrier	Old	New	Cnt	Carrier	Event	CntCtrl	
Low	Low	Low	d/c	Low	NoEvent	Count	Idle
Low	Low	High	d/c	High	One	Reset	Start of packet (start bit)
Low	High	Low	d/c	High	Collision	Reset	Impossible
Low	High	High	d/c	Low	NoEvent	Count	Impossible
High	Low	High	0-1	High	Collision	Count	Too many transitions
High	High	Low	0-1	High	Collision	Count	Too many transitions
High	Low	High	2-4	High	NoEvent	Count	Setup transition (zero next)
High	High	Low	2-4	High	NoEvent	Count	Setup transition (one next)
High	Low	High	5-9	High	One	Reset	Data transition
High	High	Low	5-9	High	Zero	Reset	Data transition
High	Low	High	10-15	High	Collision	Reset	Too few transitions
High	High	Low	10-15	High	Collision	Reset	Too few transitions
High	Low	Low	0-11	High	NoEvent	Count	Active
High	High	High	0-11	High	NoEvent	Count	Active
High	Low	Low	12-15	Low	Collision	Reset	End of packet
High	High	High	12-15	High	Collision	Reset	Jam

"Impossible" conditions can happen right after power up.
 d/c means "don't care".







Preemption after first instruction



Hold in first instruction & then preempted



Block & Hold & then preempted



* NEXT bus is wrong Block & Hold & (BNT = Eth < CTask) while Eth is preempted

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15
Tx Cmd Enbl'	Tx On	Tx EOP	Tx Cnt Dwn	Rx Cmd Enbl'	Rx On	Rx BOP'		Test Cmd Enbl'	Loop Back	Single Step	No Wake ups	Test Clock	Test Coll'	Test Data	Report Colls

Output

00	01	02	03	04	05	06	07	08	09	10	11	12	13	14	15
Host Address								Rx On	Tx On	Loop Back	Tx Coll	No Wake ups	Tx Data Late	Single Step	Tx Fifo PE

028 029 032 033 036 037 040 041

p p p p p p p p input

The host address is set by jumpers on the right backplane.
To set a bit to one, pull it up to ground through 91 ohms.