

**Microinstruction:**

Alto comparison			
8	9 * 2901 ctl	4	AluF
1	Cin	5	R
8	A & B	3	BS
4	X control	2	LR, LT
1*	En U,S,W	4	F1
1*	SU_ (could be F)	4	F2
4	F1	10	Next
4*	F2	32	
11	Next		
41	*=req. Prom MIR		

**Chips**



6	Prom (2kx8)	2	Stkp
5	MIR (12 b fast)	1+	PC stuff
27	TPCs, control	7	lb
38		10	
21	2901, 182	12	Mem addr
6	S, U	34	64k RAMs
14-	W	2	Parity
2.5	H	48	
1.5	Shift ends		
4	F decoding		
6	Misc logic	13	Disk
		15	Ethernet
		10	Display
		38	

**Timing (IDM 2901A-1)**

Instruction	Storage (2 cy)	AB-arith	X-arith	AB-logic	SU-logic	X-logic	Y lcy 8
14 fS399 Nia	0 RAS (Ph0)	5 fS74 MIR	30 ffEnu-SUdis	5 fS74 MIR	19 address	4 ffS388	5 fS74 MIR
70 Prom	150 RAM	45 AB-GP	30 X-GP	50 AB-Y	38	23 MIR-X	40 A-Y
12 25S09 SB	8 257	8 GP-Cin	8			32 D-Y	10 S253
96	40 X-clk^	35 Cin-clk^	35	35 SU set	40	35 SU setup	40 X-clk^
	198	25 Cin-Y	25	90	97	Y at 89	93
		93 30 Cin-F=0	103	Need faster EnU		Need Y at 87 for Fdisp, at least.	
		22 Cin-F3					

XEROX PARC	<i>Project</i> Wildflower	<i>Drawing</i> Function decoding	<i>File</i> wf02.sil	<i>Designer</i> Lampson	<i>Rev</i>	<i>Date</i>	<i>Page</i> 2
---------------	------------------------------	-------------------------------------	-------------------------	----------------------------	------------	-------------	------------------

Bits 0-3



24 bits of VA instead of 20 costs 2.5 chips







RA driver is on in Ph0. It turns off at 0 of Ph1 because the load is almost purely capacitive

CA driver turns on at 25, which produces CA on MemAd by 40. This is fine because CA setup time is -10.

Two drivers per RAM input line, driving 16 or 17 chips each.

How about stopping RAS to unselected bank? Saves power.

Bank select for 256k should probably be from Y.14 to avoid serious timing problems.



FFs MapRef Mem\_ RH\_

Need MemOdd in Ph2

lb transitions

Old lbPtr	-1	0	1	2	3	4	5
<b>Action</b>							
refill only							
NextIns	x	1 LG	2 LG	3 LG	3 R2	4 R1	0 R0
AlwaysNI	x	1 LG	2 LG	3 LG	-1 LG	0 G	x
lb	x	1 L	2 L	3 L	4 L	5 L(0)	x
lb_	0	1 L	2 L	3 L	4 L	x	x
jump only							
also does							
lb_							
lbPtr_0	x	0 ...					
lbPtr_1	x	1 ...					
lbPtr_2	x	2 ...					
lbPtr_3	x	3 ...					

lbVal is the contents of lb  
 lbPtr is the state, normally =lbVal  
 lbSel is the lbx byte selected (which is loaded into lb is Loadlb)

Notation n New lbPtr. The next byte is the one selected  
 L Load lb  
 G GoodNI  
 Ri Refill dispatch



lb examples





	lb	Val	Ptr	Sel	Val	Ptr	Sel	Val	Ptr	Sel	Val	Ptr	Sel
		No refill			Refill 2			Refill 1			Refill 0		
	_lb	1	1	2	2	2	3	3	3	4	4	4	x
	xxx, NextIns	2	2	3	3	3	4	4	4	x	x	5	x
	xxx	3	3	4	3	3	4	4	4	x	x	0	1
Normal refill	Mar_PC+1				3	3	4	4	4	x			
	AlwaysNI				3	3	4	4	4	x			
	lb_MemIn				4	-1	x	4	0	1			
					4	0	1	1	1	2			
Empty refill	Mar_PC+1										x	0	1
	nop										x	0	1
	lb_MemIn										x	0	1
	nop										1	1	2
	AlwaysNI										1	1	2
	nop										2	2	3
Jump to byte 2	Mar_JumpAd	x	x	x									
	nop	x	x	x									
	lbPtr_1	x	x	x									
	_lb	x	1	2									
	NextIns	2	2	3									
	nop	3	3	4									
Jump to byte 3/4	Mar_JumpAd	x	x	x	x	x	x						
	nop	x	x	x	x	x	x						
	lbPtr_2/3	x	x	x	x	x	x						
	_lb	x	2	3	x	3	4						
	AlwaysNI	3	3	4	4	4	x						
	lb_MemIn	4	-1	x	4	0	1						
		4	0	1	1	1	2						








during this cycle

Code: lbPtr lbSel lb1234


-1	x	100x
0	1	1000
1	2	0100
2	3	0010
3	4	0001
4	x	110x
5	x	111x












about 11 chips



12 cans







## Phase decoder and encoder

Receiver states	1	no carrier
	9	time since last data transition 1, 2, 3, 4, 5, 6, 7, 8, 9
Transmitter states	1	collision
	35	7 states to count bit clocks X 5 times since last transition 1, 2-3, 4-5, 6-7, 8-9
Total states	49	out of 64

## Constraints

Need an easy (1 bit) way to force R-idle into T-start  
It would be nice if the first few R states were unaffected.


Need to code R: carrier vs no carrier  
T: running vs collision  
into one bit. Also, there should be one "starting transmission" state different in the 3 outputs from any R state, so that successful start of transmission can be distinguished from simultaneous start of reception.

In				Out										
State	Receive		Transmit		Sample	State	Receive		Transmit		Event	Note		
	Carrier	PDcnt	PEcnt	Tcnt			Carrier	PDcnt	PEcnt	Tcnt				
	L	x			0 7		L	x			Nop	Idle	Receive	
					2 4 5 6		H	1			Coll	Impossible		
					1 3		H	1, 2			One	Start packet		
	H	1			16, 3 4		H	1, 2			Coll	Too many		
	H	1-7			0 7		H	+2			Nop	Active		
	H	1-9			2 5		H	1			Coll	Too many		
	H	2-4			3 4		H	+2			Nop	Setup		
	H	2-3			1 6		H	+2			Nop	Setup transition		
	H	5-9			3, 4		H	2			One, Zero	Data transition		
	H	4-8			1, 6		H	1			One, Zero	Data transition		
	H	9			1 6		H	1			Coll	Too few		
	H	8-9			0		L	X			Nop	End of packet		
	H	8-9			7		H	0			Coll	Jam		
			x	1-11	2 5		H	1			Coll	Too many		Transmit collision detection
			x	1	16, 3 4		H	1, 2			Coll	Too many		
			x	9-11	0		H	9			Coll	Impossible		
			x	9-11	7		H	0			Coll	Jam		
			x	11	16, 3 4		H	1, 2			Coll	Impossible		
			x	1-7	0 7				*	+2	depends on		Transmit bit cell counting	
			x	3	16 3 4				*	+2				
			x	5-7	16, 3 4				*	1, 3	PEcnt			
			2	x					4	*	Nop			
			4	x					6	*	Mid bit			
			6	x					8	*	Pre end bit			
			8	x					10	*	Nop			
			10	x					12	*	Mid bit			
			12	x					14	*	Nop			
			14	x					2	*	End bit			

Cnts are from a previous transition (data trans for decoder) in cell 0. At cnt i we know that the time since the transition is between i-1 and i cells. When contemplating cnt=i, the Prom can also see the state of the line at i+1 and i+2.

EPD carrier	EPD event	Receive Event
0	00	Nothing
0	01	Collision
0	10	Data 0
0	11	Data 1
1	00	No carrier
Transmit Event		
x	00	Nop
x	01	Mid bit
x	10	End bit-50
1	11	End bit
0	11	Collision

sample	0	1	2
0	---	---	---
1	---	---	---
2	---	---	---
3	---	---	---
4	---	---	---
5	---	---	---
6	---	---	---
7	---	---	---



## Ethernet control

State	Meaning
0	reset - go to 1 if carrier off, else 2
1	idle (carrier off): start receiving if carrier, else start transmitting if WantXmit, else stay here
2	waiting for carrier off: stay here until carrier off, then go to 1
3-4	reporting results - lsb of state is part of status code. Stay here until reset
5-7	receive states: maybe, full, imip (?)
8-11	transmit states: mark, data, CRC1, CRC2
12-15	unused!

Note: to turn off EDataOut, Prom must make Edata 0 (by EdataSrc=10) and both EOutClk's=1

Part	Function	Usage						Storage
		ALU	Control	IB	Disk	Ethernet	Display	
	Prom, 2kx4 Prom, 512x8 Prom, 512x4 Prom, 256x8	2	10 1			3		
IDM 2901A-1 (National) 74S182 74S283	4 bit ALU slice Carry accelerator 4-bit adder	4 1						1
74LS374 74S374 AM25S09 (AMD) 74S299 74LS166 74S194 74S373 74S74	Octal 3-S reg Octal 3-S reg 2x-mux/reg 8-bit 3-S shift reg 8-bit P-S shift reg 4-bit shift reg Octal latch Dual D flipflop	2 2	4 4 3	5 1	4 1 LS	5 1 LS	1 6 1	1 2
93422 (Fairchild) 74S189	256x4 RAM 16x4 RAM 64k MOS RAM	4	3					1 34
74S169 74S163	4-bit up-down ctr 4-bit counter	1	2		1	1 LS	1 LS	
74S251 74S153 74S258	8x mux 4x mux 2x mux	16 1	2 3			1 LS		
74S240	Octal 3-S buffer	1	2					5
74S138 74S280	3:8 decoder 9-bit parity	4						2
Misc SSI		8	4	1	5	4	1	3
9401 (Fairchild)	40 MHz oscillator CRC chip		1			1		

Parts list for 128k machine with display, disk and ethernet controllers

Since the design is not complete, it might be prudent to allow for 10 additional MSI parts (e.g. 74S374 or 74S258) and 10 additional SSI parts.