




Table of contents

<u>TITLE</u>	<u>Page</u>
Main 8088 _____	01
Address Decode & Offboard _____	02
RS-232 & Reset _____	03
Timer, Interrupts, and Encryption _____	04
Ethernet _____	05
Memory Control _____	06
Main EPROM & PIO _____	07
RAM Array _____	08
Slave 8088 _____	09
Bypass Capacitors _____	10


REFERENCE FIGS

See Page 20

Off board data bus transceiver



Main system decode PROM



$Q0 = ((HoldA' \cdot PIO' \cdot SelROM') + SLCDAck + SelEncrypt)'$




$Q1 = OffBoard' = (HoldA' \cdot IO \cdot LA07)'$

$Q2 = SelROM' = (LA13 \cdot LA14 \cdot LA15 \cdot HoldA' \cdot IO)'$


$Q3 = SelRAM = HoldA + (HoldA' \cdot PIO)'$

IO Address decoding






SLC must be addressed as X'20'





Wait state generator for Main CPU IO references




Off board control signal drivers




RS-232 communications



Watchdog timer and Reset circuit







Must use PRd' and PWr' here so that both CPU and DMA can operate.




Encryption chip is on memory data bus in order to extend write hold time from CPU.

When decrypting, must check that Master DMA is complete




IR0 is highest priority
IR7 is lowest priority

See page 7 for connectors







Need pullup on T1Clk

If StopAudClk' is low refresh stops.
Can program refresh to run from PClk!





ETHERNET DRIVE/RECEIVE

SLC floats EtherOut during and after Reset!





SLCReady' controlled on page 2. Also used on Page 1.









1	150 Ohm res.	16
2	150 Ohm res.	15
3	5K res.	14
4	2K res.	13
5	2k res.	12
6	339 Ohm res.	11
7	<<< LED	10
8	10K pulldown	9









This circuit provides advance warning of Main processor and SLC memory reads





- 27 ohm res.
- 27 ohm res.
- 27 ohm res.
- 27 ohm res.
- 27 ohm res.
- 27 ohm res.
- 27 ohm res.
- 27 ohm res.








Arrows have ETT board on left



Cable for Voice

Multibus
Edge Connector


DA-15S



DB-25P


Cable to Ethernet

DB-25S



Cable to Console


DB-25S



Note: leave enough slack for possible swap of pins 2 and 3

Cable to LARK Display

DB-25S



Note: leave enough slack for possible swap of pins 2 and 3

Pushbuttons



A 8088
 B DMA
 C Clock
 D Pri Int
 E SLC
 F Xceivr
 G USART
 H NOT IN DICT
 I 26LS31
 J Ser Contrlr.
 K 2Kx8 RAM H6116P
 L Timer
 M DES M = Multiplexed
 N Latch, non inverting
 O Inverting Xcvr
 P Latch, inverting
 Q LS240
 R Direct control
 S LS244, LS241 (low enable)
 T PIO
 U Timer
 V 26LS31 26LS32
 W 26LS32
 X (ENC)
 Y LS241, high enable
 Z 2964B
 a i2764
 b 64 k ram
 c delay line
 d 8203
 e bypass capacitor

1 74279, 1 s
 2 74279 2 S'

XEROX PARC	Project Voice	Reference Font 9 Macros	File ETPLB9.sil	Designer S. Ornstein L. Stewart	Rev Ab	Date 7/26/82	Page 50
---------------	------------------	----------------------------	--------------------	---------------------------------------	-----------	-----------------	------------