DIRECTORY
RoseTypes, Transistors, RoseCreate, Basics, Asserting, BiasTypes, Rope, SwitchTypes, PrintTV, AMBridge, IO;

TransistorsImpl: CEDAR PROGRAM
IMPORTS RoseCreate, Asserting, BiasTypes, Rope, RoseTypes, SwitchTypes, PrintTV, AMBridge, IO
EXPORTS Transistors

= BEGIN OPEN
RoseTypes, Transistors, SwitchTypes, RoseCreate;



RegisterCells: PROC =
BEGIN
END;
otherss: SymbolTable _ RoseCreate.GetOtherss["Transistors.partsAssertions"];

bpw: NAT = Basics.bitsPerWord;

Conductance: TYPE = {Off, On, Indeterminate};
ComputeState: ARRAY Mode OF ARRAY BOOL--positive-- OF ARRAY Level OF Conductance = [
Enhancement: [[On, Off, Indeterminate], [Off, On, Indeterminate]],
Depletion: [ALL[On], ALL[On]]];

TransSimpleIORef: TYPE = REF TransSimpleIORec;
TransSimpleIORec: TYPE = RECORD [bgate: BiasTypes.BiasHolder];

TransSwitchIORef: TYPE = REF TransSwitchIORec;
TransSwitchIORec: TYPE = RECORD [sgate, ch1, ch2: SwitchVal];

TransDriveRec: TYPE = RECORD [tag: DriveTagType, drive: PACKED ARRAY TransistorPort OF DriveLevel];

TransistorPort: TYPE = {gate, ch1, ch2, fill};

BiasToLevel: ARRAY BiasTypes.Bias OF Level = [H, L];

classes: ARRAY --positive--BOOL OF ARRAY Mode OF ROPE _ [
FALSE: [Enhancement: "pE", Depletion: "pD"],
TRUE: [Enhancement: "nE", Depletion: "nD"]];

checkUni: BOOL _ TRUE;

Bitch: PROC [cell: Cell] = {
SIGNAL Warning[Rope.Cat["Backward flow across unidirectional transistor ", LongCellName[cell], "!"]];
};


OldTransistor: TYPE = RECORD [args: TransistorArgs, ct: CellType];
oldTransistor: LIST OF OldTransistor _ NIL;
Transistor: PUBLIC PROC [args: TransistorArgs] RETURNS [ct: CellType]
= BEGIN
FOR old: LIST OF OldTransistor _ oldTransistor, old.rest WHILE old # NIL DO
IF old.first.args = args THEN RETURN [old.first.ct]
ENDLOOP;
ct _ RoseCreate.RegisterCellType[name: TransistorName[args],
expandProc: NIL,
ioCreator: CreateTransistorIO, driveCreator: CreateTransistorDrive, initializer: InitializeTransistor,
evals: [ValsChanged: TransistorValsChanged, PropQ: TransistorPropQ, InitUD: TransistorInitUD, PropUD: TransistorPropUD, FinalUD: TransistorFinalUD, EvalSimple: TransistorEvalSimple, EnumerateVicinity: TransistorEnumerateVicinity],
tests: LIST[],
ports: CreateTransistorPorts[args]
,
typeData: NEW [TransistorArgs _ args],
other: InitialTransistorProps[args]];
oldTransistor _ CONS[[args, ct], oldTransistor];
END;

TransistorName: PROC [args: TransistorArgs] RETURNS [name: ROPE] = {
to: IO.STREAM _ IO.ROS[]; to.PutRope["Transistor"];
TRUSTED {PrintTV.Print[tv: AMBridge.TVForReferent[NEW [TransistorArgs _ args]], put: to, depth: 2]};
name _ IO.RopeFromROS[to]};

CreateTransistorIO: PROC [ct: CellType, switch: BOOL] RETURNS [ioAsAny: REF ANY] --IOCreator-- = {
args: REF TransistorArgs _ NARROW[ct.typeData];
{OPEN args;
ioAsAny _ IF switch THEN NEW[TransSwitchIORec] ELSE NEW[TransSimpleIORec];
};
};

CreateTransistorDrive: PROC [ct: CellType] RETURNS [driveAsAny: REF ANY] --DriveCreator-- = {
args: REF TransistorArgs _ NARROW[ct.typeData];
{OPEN args;
driveAsAny _ NEW[TransDriveRec];
};
};

CreateTransistorPorts: PROC [args: TransistorArgs] RETURNS [ports: Ports] =
BEGIN OPEN args;
ports _ NEW [PortsRep[3]];
ports[0] _ [
simple: [0, bpw-1, 1],
switch: [0, 0, bpw],
name: "gate",
type: IF biased THEN BiasTypes.biasType ELSE bitType,
input: TRUE];
ports[1] _ [
simple: noField,
switch: [1, 0, bpw],
name: "ch1",
type: bitType,
input: TRUE,
output: NOT unidirectional];
ports[2] _ [
simple: noField,
switch: [2, 0, bpw],
name: "ch2",
type: bitType,
input: NOT unidirectional,
output: TRUE];
IF NOT unidirectional THEN {
ports[1].other _ Asserting.Assert[reln: $EC, terms: LIST[NARROW["Structure", ROPE], NARROW["ch", ROPE]], inAdditionTo: ports[1].other];
ports[2].other _ Asserting.Assert[reln: $EC, terms: LIST[NARROW["Structure", ROPE], NARROW["ch", ROPE]], inAdditionTo: ports[2].other];
};
END;

TransistorStateRef: TYPE = REF TransistorStateRec;
TransistorStateRec: TYPE = RECORD [
conductance: Conductance
];

InitializeTransistor: Initializer = {
args: REF TransistorArgs _ NARROW [cell.type.typeData];
{OPEN args;
drive: REF TransDriveRec _ NARROW[cell.realCellStuff.newDriveAsAny];
sw: REF TransSwitchIORec _ NARROW[cell.realCellStuff.switchIO];
newIO: REF TransSimpleIORec _ NARROW[cell.realCellStuff.newIO];
state: TransistorStateRef _ NEW[TransistorStateRec];
cell.realCellStuff.state _ state;
BEGIN OPEN drive, newIO, state;
conductance _ ComputeState[mode][positive][SELECT biased FROM FALSE => sw.sgate.val, TRUE => BiasToLevel[bgate.bias], ENDCASE => ERROR];
END;
};
};

TransistorValsChanged: SimpleEval =
BEGIN
args: REF TransistorArgs _ NARROW[cell.type.typeData];
drive: REF TransDriveRec _ NARROW[cell.realCellStuff.newDriveAsAny];
sw: REF TransSwitchIORec _ NARROW[cell.realCellStuff.switchIO];
newIO: REF TransSimpleIORec _ NARROW[cell.realCellStuff.newIO];
state: TransistorStateRef _ NARROW[cell.realCellStuff.state];
BEGIN OPEN sw, drive, args, state;
IF mode = Enhancement AND NOT biased THEN {
new: Conductance _ ComputeState[mode][positive][SELECT biased FROM FALSE => sgate.val, TRUE => BiasToLevel[newIO.bgate.bias], ENDCASE => ERROR];
IF new # conductance THEN {
conductance _ new;
IF NOT unidirectional THEN perturb[1];
perturb[2];
}
};
END;
END;

TransistorPropQ: CellProc =
BEGIN
args: REF TransistorArgs _ NARROW[cell.type.typeData];
drive: REF TransDriveRec _ NARROW[cell.realCellStuff.newDriveAsAny];
sw: REF TransSwitchIORec _ NARROW[cell.realCellStuff.switchIO];
newIO: REF TransSimpleIORec _ NARROW[cell.realCellStuff.newIO];
state: TransistorStateRef _ NARROW[cell.realCellStuff.state];
BEGIN OPEN sw, args, state;
cs: Strength = SELECT conductance FROM
On => strength,
Off, Indeterminate => offStrength,
ENDCASE => ERROR;
IF cs > none THEN {
IF unidirectional THEN NULL ELSE
ch1.s[q] _ MAX[ch1.s[q], MIN[cs, ch2.s[q]]];
ch2.s[q] _ MAX[ch2.s[q], MIN[cs, ch1.s[q]]];
};
END;
END;

TransistorInitUD: CellProc =
BEGIN
args: REF TransistorArgs _ NARROW[cell.type.typeData];
drive: REF TransDriveRec _ NARROW[cell.realCellStuff.newDriveAsAny];
sw: REF TransSwitchIORec _ NARROW[cell.realCellStuff.switchIO];
newIO: REF TransSimpleIORec _ NARROW[cell.realCellStuff.newIO];
state: TransistorStateRef _ NARROW[cell.realCellStuff.state];
BEGIN OPEN sw, args, state;
cs: Strength = SELECT conductance FROM
On => strength,
Off, Indeterminate => offStrength,
ENDCASE => ERROR;
IF unidirectional AND checkUni AND ch1.s[q] < MIN[cs, ch2.s[q]] THEN Bitch[cell];
END;
END;

TransistorPropUD: CellProc =
BEGIN
args: REF TransistorArgs _ NARROW[cell.type.typeData];
drive: REF TransDriveRec _ NARROW[cell.realCellStuff.newDriveAsAny];
sw: REF TransSwitchIORec _ NARROW[cell.realCellStuff.switchIO];
newIO: REF TransSimpleIORec _ NARROW[cell.realCellStuff.newIO];
state: TransistorStateRef _ NARROW[cell.realCellStuff.state];
BEGIN OPEN sw, args, state;
cs: Strength = SELECT conductance FROM
On, Indeterminate => strength,
Off => offStrength,
ENDCASE => ERROR;
IF cs > none THEN {
IF unidirectional THEN NULL
ELSE {
ch1.s[u] _ MAX[ch1.s[u], MIN[cs, ch2.s[u]]];
ch1.s[d] _ MAX[ch1.s[d], MIN[cs, ch2.s[d]]];
};
ch2.s[u] _ MAX[ch2.s[u], MIN[cs, ch1.s[u]]];
ch2.s[d] _ MAX[ch2.s[d], MIN[cs, ch1.s[d]]];
};
END;
END;

TransistorFinalUD: CellProc =
BEGIN
args: REF TransistorArgs _ NARROW[cell.type.typeData];
drive: REF TransDriveRec _ NARROW[cell.realCellStuff.newDriveAsAny];
sw: REF TransSwitchIORec _ NARROW[cell.realCellStuff.switchIO];
newIO: REF TransSimpleIORec _ NARROW[cell.realCellStuff.newIO];
state: TransistorStateRef _ NARROW[cell.realCellStuff.state];
BEGIN OPEN sw, args, state;
cs: Strength = SELECT conductance FROM
On, Indeterminate => strength,
Off => offStrength,
ENDCASE => ERROR;
IF cs > none AND unidirectional AND checkUni THEN {
IF ch1.s[u] < Block[MIN[cs, ch2.s[u]], ch1.s[q]] THEN Bitch[cell];
IF ch1.s[d] < Block[MIN[cs, ch2.s[d]], ch1.s[q]] THEN Bitch[cell];
};
END;
END;

TransistorEvalSimple: SimpleEval =
BEGIN
args: REF TransistorArgs _ NARROW[cell.type.typeData];
drive: REF TransDriveRec _ NARROW[cell.realCellStuff.newDriveAsAny];
sw: REF TransSwitchIORec _ NARROW[cell.realCellStuff.switchIO];
newIO: REF TransSimpleIORec _ NARROW[cell.realCellStuff.newIO];
state: TransistorStateRef _ NARROW[cell.realCellStuff.state];
BEGIN OPEN drive, newIO, args, state;
IF mode = Enhancement AND biased THEN {
new: Conductance _ ComputeState[mode][positive][SELECT biased FROM FALSE => sw.sgate.val, TRUE => BiasToLevel[bgate.bias], ENDCASE => ERROR];
IF new # conductance THEN {
conductance _ new;
IF NOT unidirectional THEN perturb[1];
perturb[2];
}
};
END;
END;

TransistorEnumerateVicinity: PROC [cell: Cell, portIndex: PortIndex, evenIfInput: BOOL _ FALSE, consume: PROC [PortIndex]] =
BEGIN
args: REF TransistorArgs _ NARROW[cell.type.typeData];
drive: REF TransDriveRec _ NARROW[cell.realCellStuff.newDriveAsAny];
sw: REF TransSwitchIORec _ NARROW[cell.realCellStuff.switchIO];
newIO: REF TransSimpleIORec _ NARROW[cell.realCellStuff.newIO];
state: TransistorStateRef _ NARROW[cell.realCellStuff.state];
BEGIN OPEN args, state;
NotOff: PROC RETURNS [no: BOOL] = INLINE {
no _ SELECT conductance FROM
On, Indeterminate => TRUE,
Off => offStrength > none,
ENDCASE => ERROR};
SELECT portIndex FROM
0 => NULL;
1, 2 => IF NotOff[] THEN consume[3-portIndex];
ENDCASE => ERROR;
END;
END;

InitialTransistorProps: PROC [args: TransistorArgs] RETURNS [other: Assertions] = {
other _ NIL;
--designer's part: --{OPEN args;
other _ Asserting.Assert[reln: $EC, terms: LIST[NARROW["Structure", ROPE], classes[positive][mode]], inAdditionTo: other];
};
};

nE: PUBLIC CellType _ Transistor[[]];

nD: PUBLIC CellType _ Transistor[[mode:Depletion, strength:driveWeak]];

pE: PUBLIC CellType _ Transistor[[positive:FALSE]];

unE: PUBLIC CellType _ Transistor[[unidirectional:TRUE]];

unD: PUBLIC CellType _ Transistor[[mode:Depletion, strength:driveWeak, unidirectional:TRUE]];

upE: PUBLIC CellType _ Transistor[[positive:FALSE, unidirectional:TRUE]];

wpu: PUBLIC CellType _ Transistor[[strength:driveWeak, positive:FALSE, unidirectional:TRUE]];

wpd: PUBLIC CellType _ Transistor[[offStrength:driveWeak, unidirectional:TRUE, biased:TRUE]];

RegisterCells[];

END.

rTransistorsImpl.Mesa
created by RoseTranslate 3.1.3 of September 5, 1985 12:14:34 pm PDT
created from Transistors.Rose of July 15, 1985 10:19:50 pm PDT
created for Spreitzer.pa
created at September 5, 1985 12:29:06 pm PDT
Signal Type decls
explicitly requested CEDAR:
conductance _ SELECT mode FROM Enhancement => Indeterminate, Depletion => On, ENDCASE => ERROR;
Κ~˜Icodeš
œ™Kš
œC™CKš
œ>™>Kš
œ™Kš
œ,™,K˜K˜š
Οk	˜	Kšœhœ
˜k—K˜šΠblœœ
˜KšœT˜]Kšœ˜—K˜šœœ
˜K˜0—K˜š
œ™K˜—K˜šΟn
œœ˜Kš
˜Kšœ
˜—K˜LK˜š
œ™Jšœœ˜J˜Jšœ
œ˜-šœœœ
œ
Οcœ
œ
œœ˜TJ˜BJšœœœ˜—J˜Jšœœœ˜.Jšœœœ˜>J˜Jšœœœ˜.Jšœœœ˜=J˜Jšœœœœ
œœ
˜cJ˜Jšœœ˜.J˜Jšœ
œœ˜4J˜šœ	œ
 œ
œ
œœ
œ˜9Jšœ'˜,Jšœ(˜,—J˜Jšœ
œœ
˜J˜šŸœœ˜Jšœ_˜eJ˜——K˜K˜Kšœœœ&˜BKšœœ
œœ
˜+šŸ
œœ
œœ˜EKšœ˜šœœ
œ)œœ
˜KKšœœ
œ˜3Kšœ
˜—˜<Kšœœ
˜K˜fK˜ζ
Kšœœ˜K˜"K˜
Kšœ
œ˜&K˜%—Kšœœ˜0Kšœ
˜—K˜šŸœœœœ˜DKš	œœ
œœ
œ˜3Kšœ+œ/˜dKšœœ˜—K˜šŸœœœœœ
œ 
œ˜bšœœœ˜/Kšœ
œ˜Kšœ
œœ
œœ
œ˜JK˜—K˜—K˜šŸœœœœ
œ œ˜]šœœœ˜/Kšœ
œ˜Kšœ
œ˜ K˜—K˜—K˜šŸœœœ˜Kšœ
œ˜Jšœœ˜˜J˜J˜J˜
Jšœœœœ	˜5Jšœœ˜
—˜J˜J˜J˜J˜Jšœœ
˜Jšœœ˜—˜J˜J˜J˜J˜Jšœœ˜Jšœœ˜—šœ
œœ˜Jšœ4œ
œœœœ"˜‡
Jšœ4œ
œœœœ"˜‡
J˜——Kšœ
˜—K˜Kšœœœ˜2šœœœ˜#J˜K˜—K˜˜%šœœœ˜7Kšœ
œ˜Kšœœœ#˜DKšœœœ˜?Kšœœœ˜?Kšœœ˜4K˜!šœ
œ˜J™_Jš
œ+œœ
œœœœ˜ˆ
Kšœ
˜—K˜—K˜—K˜˜#Kš
˜Kšœœœ˜6Kšœœœ#˜DKšœœœ˜?Kšœœœ˜?šœœ˜=šœ
œ˜"šœœ
œœ˜+Jš
œ0œœ
œœ#œœ˜
šœœ˜J˜Jšœ
œœ˜&J˜J˜
—J˜——Kšœ
˜—Kšœ
˜—K˜˜Kš
˜Kšœœœ˜6Kšœœœ#˜DKšœœœ˜?Kšœœœ˜?šœœ˜=šœ
œ˜šœœ
˜&J˜J˜"Jšœœ
˜—šœœ˜Jšœœ
œ
˜ Jšœœœ˜,Jšœœœ˜,J˜——Kšœ
˜—Kšœ
˜—K˜˜Kš
˜Kšœœœ˜6Kšœœœ#˜DKšœœœ˜?Kšœœœ˜?šœœ˜=šœ
œ˜šœœ
˜&J˜J˜"Jšœœ
˜—Jš
œœ
œœœ
˜Q—Kšœ
˜—Kšœ
˜—K˜˜Kš
˜Kšœœœ˜6Kšœœœ#˜DKšœœœ˜?Kšœœœ˜?šœœ˜=šœ
œ˜šœœ
˜&J˜J˜Jšœœ
˜—šœœ˜Jšœœ
˜šœ˜Jšœœœ˜,Jšœœœ˜,J˜—Jšœœœ˜,Jšœœœ˜,J˜——Kšœ
˜—Kšœ
˜—K˜˜Kš
˜Kšœœœ˜6Kšœœœ#˜DKšœœœ˜?Kšœœœ˜?šœœ˜=šœ
œ˜šœœ
˜&J˜J˜Jšœœ
˜—šœœœ
œ˜3Jšœœœ
˜BJšœœœ
˜BJ˜——Kšœ
˜—Kšœ
˜—K˜˜"Kš
˜Kšœœœ˜6Kšœœœ#˜DKšœœœ˜?Kšœœœ˜?šœœ˜=šœ
œ˜%šœœœ˜'Jš
œ0œœ
œœœœ˜
šœœ˜J˜Jšœ
œœ˜&J˜J˜
—J˜——Kšœ
˜—Kšœ
˜—K˜š
Ÿœœ1œœœ˜|Kš
˜Kšœœœ˜6Kšœœœ#˜DKšœœœ˜?Kšœœœ˜?šœœ˜=šœ
œ
˜š
Ÿœœ
œœœ˜*šœœ
˜Jšœœ
˜J˜Jšœœ˜——šœ˜Jšœœ
˜
Jšœœ
œ˜.Jšœœ
˜——Kšœ
˜—Kšœ
˜—K˜šŸœœœ˜SKšœœ
˜š œ
œ˜ Jšœ+œ
œœ2˜zK˜—K˜—K˜Kšœœ˜%K˜Kšœœ=˜GK˜Kšœœ!œ˜3K˜Kšœœ'œ˜9K˜KšœœKœ˜]K˜Kšœœ!œœ˜IK˜Kšœœ5œœ˜]K˜Kšœœ>œ	œ˜]K˜K˜K˜Kšœ
˜—…—'²5’