<> <> <> Library Transistors; pu: Transistor[strength: driveWeak, positive: FALSE, unidirectional: TRUE]; CellType "InvertingLatch" PORTS [clockBIT, vdd, gnd