




ALTO II 64k BIT  
SLOT INTERFAC E


Table of contents


<u>TITLE</u>	<u>Page</u>
Wake up logic _____	0 1
Printer interface _____	0 2
F Decodes _____	0 3
A Buffer Addressing _____	0 4
A Buffer Memory _____	0 5
B Buffer Addressing _____	0 7
B Buffer Memory _____	0 8
Shifter _____	1 0
Shifter Control _____	1 1
Buffer Conrtol _____	1 2
Alto Bus Interface _____	1 3
Route Information _____	1 4
Loading Chart _____	1 6














See Page 16 for configurations


























InputBEnable



InputBEnable













InputAEnable























Alto Bus Interface

XEROX PARC/CSL	Project Slot 3	Alto Bus Interface	File Slot13.sil	Designer Tim Diebert	Rev AE	Date 8/05/81	Page 14
-------------------	-------------------	--------------------	--------------------	-------------------------	-----------	-----------------	------------



1k ohm resistor  
1k ohm resistor  
1k ohm resistor






This needs to be done



EDGE CONNECTOR







CABLE CONNECTOR

Load .01uf caps all available locations near chips  
 Install heavy ground connections from edge to power plane

As viewed from the component side

XEROX PARC/CSL	Project Slot 3	Reference Layout	File Slot16.sil	Designer Tim Diebert	Rev AE	Date 5/19/82	Page 18
-------------------	-------------------	---------------------	--------------------	-------------------------	-----------	-----------------	------------



NOTE: RESET MUST BE 20MS AT POWERUP AND 3 CLOCK CYCLES OTHER TIMES.

XEROX PARC/ CSL	Project Slot3	Processor, Bus Buffers, etc.	File Slot17.sil	Designer Dan putman	Rev AE	Date 8/30/82	Page 15
-----------------------	------------------	------------------------------	--------------------	------------------------	-----------	-----------------	------------