


**NEW BIPOLAR CARD CHIP CHANGING MAP**

<u>MEMORY</u>	<u>BITS</u>	<u>SLOT</u>	<u>MEMORY</u>	<u>ROWS</u>
SM/DM/DM1/DM2	0 - 17 18 - 35	8 9	SM, DM DM1, DM2	A & C B & D
<hr/>				
IM 0 - 1777 4000 - 5777	0 - 17 LH 18 - 35 LH 0 - 17 RH (36 - 53) 18 - 35 RH (54 - 71)	10 11 12 13	IM Addresses < 4000 IM Addresses >4000	A & C B & D
<hr/>				
IM 2000 - 3777 6000 - 7777	0 - 17 LH 18 - 35 LH 0 - 17 RH (36 - 53) 18 - 35 RH (54 - 71)	14 15 16 17		

The P chips in A and C are two bits of parity for rows A and C.  
The P chips in B and D are two bits of parity for rows B and D.



**Figure 2.**