SmallCacheInner.oracle
Pradeep Sindhu June 26, 1987 11:45:27 pm PDT
TEST COMPLETED
NB: Each line corresponds to one cycle of the DynaBus clock
Perform the reset sequence:
B B  G G R P P P P  | H B  B B R S D n n P P
C D  L r e m C B D  | d D  O S e S r R F F d
y a  e a s o m y a  | r a  w h q t P e a a a
c t  n n e d d t t  | C t  n a u o B j u u t
l a  g t t e I e a  | y a  e r e p u e l l a
e I  t   I n S I  | c O  r e s O s c t t O 
0 n  h   n  e n  | l u  O d t u  t B C u
        l   | e t  u O  t  B  o u
        I   | O   t u      d t
        n   | u    t      e 
           | t     
           |     
Assert Reset until x's get flushed out (the number of cycles here should be the max over all blocks; currently PInterfaceCtl is champ):
0 0000 0 0 1 0 0 0 00  | x xxxx x x x x 0 x 1 x xx --A
0 0000 0 0 1 0 0 0 00  | x xxxx x x x x 0 x 1 x xx
0 0000 0 0 1 0 0 0 00  | x xxxx x x x x 0 x 1 x xx --B
0 0000 0 0 1 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 1 0 0 0 00  | x xxxx x x x x 0 1 1 x xx --A
0 0000 0 0 1 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 1 0 0 0 00  | x xxxx x x x x 0 1 1 x xx --B
0 0000 0 0 1 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
Then do a BCycle0 to clear out the BSide (the opcode is for a RBRqst):
1 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx --A
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx --B
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx --A
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx --B
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
0 0000 0 0 0 0 0 0 00  | x xxxx x x x x 0 1 1 x xx
.