FALSE Inverter FALSE "Inverter" "[Vdd<BIT, Gnd<BIT, In<BIT, Out>BIT]"