DIRECTORY CMosB, CoreClasses, CoreCreate, CoreFlat, CoreIO, CoreProperties, Dragon, EU, EUArith, EUInner, EUUtils, PadFrame, Ports, PWCore, Rosemary;

EUImpl: CEDAR PROGRAM
IMPORTS CoreClasses, CoreCreate, CoreFlat, CoreIO, CoreProperties, EUArith, EUInner, EUUtils, PadFrame, Ports, PWCore, Rosemary 
EXPORTS EU = 
BEGIN OPEN EU, CoreCreate;

public: Wire _ EUUtils.GenWiresForBonnie[];

EUName: ROPE = Rosemary.Register[roseClassName: "EU", init: EUInit, evalSimple: EUSimple];

AssertionFailed: SIGNAL [message: ROPE] = CODE;
Assert: PROC [condition: BOOL, message: ROPE _ NIL] = 
{IF NOT condition THEN SIGNAL AssertionFailed[message]};
MoreThanOne: PROC [a, b, c, d: BOOL _ FALSE] RETURNS [BOOL _ FALSE] ~ {
BtoN: PROC [b: BOOL] RETURNS [NAT] ~ {RETURN[IF b THEN 1 ELSE 0]};
RETURN[BtoN[a]+BtoN[b]+BtoN[c]+BtoN[d]>1];
};
CreateEU: PUBLIC PROC [ typeData: REF EUTypeData _ NIL, fullEU: BOOL _ FALSE, useCkPt: BOOL _ FALSE] RETURNS [ cellType: CellType ] = {
props: Properties _ CoreProperties.Props[[$ClusterInfo, typeData]];
SELECT TRUE FROM
~fullEU => cellType _ CoreClasses.CreateUnspecified[public, EUName, props];
fullEU AND ~useCkPt => {
cellType _ EUUtils.Fetch["EU"];
IF cellType=NIL THEN {
cellType _ CreateFullEU[props];
EUUtils.Store["EU", cellType];
}};
ENDCASE => cellType _ CoreIO.RestoreCellType[EUName];
CoreProperties.PutCellTypeProp[cellType, $ClusterInfo, typeData];
Ports.InitPorts[cellType, lc, none, "DPData", "KBus"];
Ports.InitPorts[cellType, c, none, "EUAluOp2AB", "EUCondSel2AB"];
Ports.InitPorts[cellType, b, drive, "EUCondition2B", "DShOut"];
[] _ Rosemary.BindCellType[cellType: cellType, roseClassName: EUName];
[] _ CoreFlat.CellTypeCutLabels[cellType, "EU"];
};

EUInit: Rosemary.InitProc = {
state: EUState _ NEW[EUStateRec -- [ nRegs ] -- ];
{OPEN state;
[Vdd, Gnd, PadVdd, PadGnd, PhA, PhB, DPRejectB, DPData] _ 
Ports.PortIndexes[cellType.public, "Vdd", "Gnd", "PadVdd", "PadGnd", "PhA", "PhB", "DPRejectB", "DPData"];
[KBus, EURdFromPBus3AB, EUWriteToPBus3AB, EUAluOp2AB, EUCondSel2AB, EUCondition2B] _ 
Ports.PortIndexes[cellType.public, "KBus", "EURdFromPBus3AB", "EUWriteToPBus3AB", "EUAluOp2AB", "EUCondSel2AB", "EUCondition2B"];
[DShA, DShB, DShRd, DShWt, DShIn, DShOut, DHold, DStAd] _ 
Ports.PortIndexes[cellType.public, "DShA", "DShB", "DShRd", "DShWt", "DShIn", "DShOut", "DHold", "DStAd"];
data _ NARROW[CoreProperties.GetCellTypeProp[cellType, $ClusterInfo]];
FOR i: NAT IN [0..nRegs) DO ram[i] _ 0 ENDLOOP;
ram[EUUtils.constAdr+1] _ 1;
ram[EUUtils.constAdr+2] _ 2;
ram[EUUtils.constAdr+3] _ 3;
};
stateAny _ state;
};
ShiftByOne: PROC [bIn: BOOL, shRegA, shRegB: CARD] RETURNS [newShRegA, newShRegB: CARD] ~ {
newShRegA _ shRegA;
newShRegB _ shRegB;
};
EUSimple: Rosemary.EvalProc = {
state: EUState _ NARROW[stateAny];
{OPEN state;
aAdr, bAdr, cAdr: CARD;	-- actually, only bytes
lSrc, rSrc, stSrc: NAT;
st3IsC: BOOL;
p[KBus].d _ p[DPData].d _ none;

IF p[DHold].b THEN {	-- this chip is selected and frozen
Assert[NOT MoreThanOne[p[DShRd].b, p[DShWt].b, p[DShA].b, p[DShB].b], "DBus signals in illegal configuration"];
SELECT TRUE FROM
p[DShRd].b => {
regAd: NAT _ p[DStAd].c;
shRegA _ reg[regAd];};
p[DShWt].b => {
regAd: NAT _ p[DStAd].c;
reg[regAd] _ shRegB;};
p[DShA].b => [shRegA, shRegB] _ ShiftByOne[p[DShIn].b, shRegA, shRegB];
p[DShB].b => {
shRegB _ shRegA;
p[DShOut].b _ EUArith.EBFLC[shRegB, 0];};
ENDCASE => NULL;
RETURN};
IF p[PhA].b THEN {
cAdrInRAM: CARD;		-- different from cAdr in case of reject
cBusVal: CARD _ IF NOT rejectBA AND readPBusBA 
THEN reg[dataIn] 
ELSE reg[r3B];

[aAdr, bAdr, cAdr, st3IsC, lSrc, rSrc, stSrc] _ EUArith.ExplodeKReg[reg[kReg]];
cAdrInRAM _ IF rejectBA THEN EUUtils.marAdr ELSE cAdr;	-- force address on reject
IF cAdr=EUUtils.IFUAdr THEN {p[KBus].d _ drive; p[KBus].lc _ cBusVal};
IF cAdrInRAM IN [EUUtils.stackAdr .. EUUtils.bogusAdr) THEN ram[cAdrInRAM] _ cBusVal 
ELSE Assert[FALSE, "EU cAdr out of range"];
IF cAdr # EUUtils.junkAdr THEN {
IF data # NIL AND data.noteStore # NIL AND NOT data.storeNoted THEN {
data.noteStore[data: data.data, reg: cAdrInRAM, value: cBusVal];
data.storeNoted _ TRUE;
};
};

IF ~rejectBA AND ~conditionBA THEN carryAB _ carryBA;
IF ~rejectBA THEN {
IF cAdr=EUUtils.fieldAdr THEN reg[field] _ cBusVal;
reg[left] _ SELECT Dragon.ALULeftSources[VAL[lSrc]] FROM
aBus		=> ram[aAdr],
rBus		=> reg[r2B],
cBus		=> cBusVal,
ENDCASE	=> ERROR;
reg[right] _ SELECT Dragon.ALURightSources[VAL[rSrc]] FROM
bBus		=> ram[bAdr],
rBus		=> reg[r2B],
cBus		=> cBusVal,
kBus		=> p[KBus].lc,
fCtlReg	=> reg[field],
ENDCASE	=> ERROR;
reg[st2A] _ SELECT Dragon.Store2ASources[VAL[stSrc]] FROM
bBus			=> ram[bAdr],
cBus			=> cBusVal,
rBus			=> reg[r2B],
ENDCASE	=> ERROR;
reg[r3A] _ reg[r2B];
reg[st3A] _ IF st3IsC THEN cBusVal ELSE reg[st2B];
p[DPData].d _ drive;	-- Send address to Cache only once: the cache latches it.
p[DPData].lc _ reg[r2B];
};
}
ELSE IF data # NIL THEN data.storeNoted _ FALSE;
IF p[PhB].b THEN {
aluOut, fuOut: CARD; -- temporary
overflow, c32, lz, ez, il: BOOL;
aluOps: Dragon.ALUOps _ VAL[p[EUAluOp2AB].c];

rejectBA _ p[DPRejectB].b;
readPBusBA _ p[EURdFromPBus3AB].b;

reg[kReg] _ p[KBus].lc;

Assert[NOT (p[EUWriteToPBus3AB].b AND p[EURdFromPBus3AB].b)];
reg[r3B] _ reg[r3A];	-- copy address
reg[dataIn] _ p[DPData].lc;	-- latch whatever comes from the pads
IF p[EUWriteToPBus3AB].b THEN {
p[DPData].d _ drive;
p[DPData].lc _ reg[st3A]
};
reg[st2B] _ reg[st2A];

[aluOut, c32, carryBA] _ EUArith.ALUOperation[aluOps, reg[left], reg[right], carryAB];
fuOut _ IF aluOps=FOP THEN EUArith.FieldOp[reg[left], reg[st2A], reg[right]] ELSE 0;
reg[r2B] _ SELECT aluOps FROM
BndChk	=> reg[left],
FOP	=> fuOut,
ENDCASE	=> aluOut;

overflow _ ((c32 # EUArith.EBFLC[aluOut, 0]) # (EUArith.EBFLC[reg[left], 0] # EUArith.EBFLC[reg[right], 0]));
lz _ (c32#(EUArith.EBFLC[reg[left], 0]#EUArith.EBFLC[reg[right], 0]));
ez _ aluOut=0;
il _ EUArith.LispTest[reg[left]] OR EUArith.LispTest[reg[right]] OR EUArith.LispTest[aluOut];
conditionBA _ SELECT Dragon.CondSelects[VAL[p[EUCondSel2AB].c]] FROM
False		=> FALSE,
EZ			=> ez,
LZ			=> lz, -- VSub<0
LE			=> ez OR lz, -- VSub<=0,
NE		=> ~ez,
GE			=> ~lz, -- VSub>=0
GZ			=> ~(ez OR lz), -- VSub>0,
OvFl		=> overflow,
BC			=> ~c32, 
IL			=>	il,	-- the 3 high-order bits must be the same for both operands and result
NotBC		=> c32,
NotIL		=> ~il,
ModeFault		=> TRUE,
ENDCASE	=> ERROR Rosemary.Stop["Invalid EUCondition2B Code"];
p[EUCondition2B].b _ conditionBA;
};
}};

globalPos: NAT _ 0;	-- add the increment, then put the pad
SetFirst: PROC [pos: NAT] = {globalPos _ pos};
Next: PROC [] RETURNS [NAT] = {RETURN[Move[1]]};
Move: PROC [delta: NAT] RETURNS [NAT] = {
globalPos _ globalPos+delta; 
RETURN[globalPos]};

CreateFullEU: PROC [props: Properties _ NIL] RETURNS [cellType: CellType] = {
vSize: NAT = 41;
hSize: NAT = 50;
left: NAT = 0;
bottom: NAT = left+vSize;	-- 41
right: NAT = bottom+hSize;	-- 91
top: NAT = right+vSize;		-- 132
iL: CellInstances _ LIST [
Instance[PWCore.RotateCellType[EUInner.CreateEUInner[], $Rot90],
["dStateAd", "dStateAd"], ["hold", "hold"], ["reject", "reject"] ]];

dpData: Wire _ FindWire[public, "DPData"];
aluOp: Wire _ FindWire[public, "EUAluOp2AB"];
condSel: Wire _ FindWire[public, "EUCondSel2AB"];
kBus: Wire _ FindWire[public, "KBus"];
dStAd: Wire _ FindWire[public, "DStAd"];
SetFirst[left+10];
iL _ PadFrame.AddPad[iL, "DShA", $In, Next[], ["toChip", "shiftA"]];	-- new: 11
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Next[]];
iL _ PadFrame.AddPad[iL, "DShB", $In, Next[], ["toChip", "shiftB"]];
iL _ PadFrame.AddPad[iL, "DShRd", $In, Next[], ["toChip", "read"]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Next[]];
iL _ PadFrame.AddPad[iL, "DShWt", $In, Next[], ["toChip", "write"]];
iL _ PadFrame.AddPad[iL, "DShIn", $In, Next[], ["toChip", "shIn"]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Next[]];
iL _ PadFrame.AddPad[iL, "DShOut", $Out, Next[], ["fromChip", "shOut"]];
iL _ PadFrame.AddPad[iL, "DHold", $In, Next[], ["toChip", "hold"]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Next[]];
iL _ PadFrame.AddPad[iL, dStAd[0], $In, Next[], ["toChip", "dStateAd[0]"]];
iL _ PadFrame.AddPad[iL, dStAd[1], $In, Next[], ["toChip", "dStateAd[1]"]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Next[]];
iL _ PadFrame.AddPad[iL, dStAd[2], $In, Next[], ["toChip", "dStateAd[2]"]];
iL _ PadFrame.AddPad[iL, dStAd[3], $In, Next[], ["toChip", "dStateAd[3]"]];
iL _ PadFrame.AddPad[iL, NIL, $Copyright, Next[]];
iL _ PadFrame.AddPad[iL, NIL, $Logo, Next[]];
iL _ PadFrame.AddPad[iL, NIL, $Name, Next[]];
SetFirst[bottom];		-- 41
FOR i: NAT IN [0..16) DO
index: NAT _ 2*i;
iL _ PadFrame.AddPad[iL, dpData[index], $IOTst, Move[2], 	-- s on 43
["toChip", Index["fromPBus", index]], 
["fromChip", Index["toPBus", index]],
["enWA", "enWrtPBusPhA"], 
["enWB", "enWrtPBusPhB"]];
iL _ PadFrame.AddPad[iL, dpData[index+1], $IOTst, Next[], 	-- s on 44
["toChip", Index["fromPBus", index+1]], 
["fromChip", Index["toPBus", index+1]],
["enWA", "enWrtPBusPhA"], 
["enWB", "enWrtPBusPhB"]];
ENDLOOP;
SetFirst[bottom];		-- 42
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Next[]];			-- v on 42
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Move[3]];
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Move[3]];
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Move[3]];
SetFirst[right+8];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Next[]];		-- v on 100
iL _ PadFrame.AddPad[iL, "DPRejectB", $In, Next[], ["toChip", "dpRejectB"]];
iL _ PadFrame.AddPad[iL, "PhA", $Clk, Next[], ["Clock", "phA"], ["nClock", "nPhA"]];
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Next[]];
iL _ PadFrame.AddPad[iL, "PhB", $Clk, Next[], ["Clock", "phB"], ["nClock", "nPhB"]];
iL _ PadFrame.AddPad[iL, NIL, $PadVdd, Next[]];		-- former VRef
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Next[]];
iL _ PadFrame.AddPad[iL, "EUCondition2B", $Out, Next[], ["fromChip", "condition"]];
iL _ PadFrame.AddPad[iL, "EURdFromPBus3AB", $In, Next[], ["toChip", "readPBus3AB"]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Next[]];
iL _ PadFrame.AddPad[iL, "EUWriteToPBus3AB", $In, Next[], ["toChip", "writePBus"]];
iL _ PadFrame.AddPad[iL, aluOp[0], $In, Next[], ["toChip", "aluOp[0]"]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Next[]];
iL _ PadFrame.AddPad[iL, aluOp[1], $In, Next[], ["toChip", "aluOp[1]"]];
iL _ PadFrame.AddPad[iL, aluOp[2], $In, Next[], ["toChip", "aluOp[2]"]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Next[]];
iL _ PadFrame.AddPad[iL, aluOp[3], $In, Next[], ["toChip", "aluOp[3]"]];
iL _ PadFrame.AddPad[iL, condSel[0], $In, Next[], ["toChip", "condSel[0]"]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Next[]];
iL _ PadFrame.AddPad[iL, condSel[1], $In, Next[], ["toChip", "condSel[1]"]];
iL _ PadFrame.AddPad[iL, condSel[2], $In, Next[], ["toChip", "condSel[2]"]];
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Next[]];
iL _ PadFrame.AddPad[iL, condSel[3], $In, Next[], ["toChip", "condSel[3]"]];
SetFirst[top];	-- 132
FOR i: NAT IN [0..16) DO
index: NAT _ 31-2*i;
iL _ PadFrame.AddPad[iL, kBus[index], $IOTst, Move[2], 	-- s on 134
["toChip", Index["fromIFU", index]], 
["fromChip", Index["toIFU", index]],
["enWA", "enWrtIFUPhA"], 
["enWB", "enWrtIFUPhB"]];
iL _ PadFrame.AddPad[iL, kBus[index-1], $IOTst, Next[], 	-- s on 135
["toChip", Index["fromIFU", index-1]], 
["fromChip", Index["toIFU", index-1]],
["enWA", "enWrtIFUPhA"], 
["enWB", "enWrtIFUPhB"]];
ENDLOOP;
SetFirst[top];	-- 132
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Next[]];		-- v on 133
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Move[3]];
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Move[3]];
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadVdd", $PadVdd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "Gnd", $Gnd, Move[3]];
iL _ PadFrame.AddPad[iL, "PadGnd", $PadGnd, Move[3]];
iL _ PadFrame.AddPad[iL, "Vdd", $Vdd, Move[3]];

cellType _ Cell[name: EUName,
public: public,
onlyInternal: EUUtils.GenWiresForOnion[],
instances: iL,
props: props];
PWCore.SetLayout[cellType, $PadFrame, PadFrame.padFrameParamsProp, NEW[PadFrame.PadFrameParametersRec _ [
nbPadsX: hSize, 
nbPadsY: vSize, 
horizLayer: "metal2", 
vertLayer: "metal",
centerDisplacement: [-200*CMosB.lambda, 0]]]];
};

END.

ΦEUImpl.mesa
Copyright c 1985 by Xerox Corporation.  All rights reserved.
Louis Monier June 17, 1986 8:06:14 pm PDT
McCreight, May 12, 1986 12:23:08 pm PDT
Bertrand Serlet August 11, 1986 11:58:20 pm PDT
Barth, April 19, 1986 5:25:00 pm PST
Last Edited by: Louis Monier January 26, 1987 11:29:56 pm PST
-- shRegB[msb] goes out first
-- DBus stuff
-- PhA phase. Note that rejectBA alone inhibits almost any state change during PhA
-- This instruction must be the first one of PhA!
-- We select dataIn only in the case of a fetch without reject
-- Updating the RAM addresses and various control bits; notice the role of reject

-- On every PhA with RejectBA the faulty address is saved in ram[euMAR]; the EU generates the appropriate cAdrInRAM when RejectBA is sensed, so the rule is: we always write into the register file! 

-- I don't know who wrote this, so I treat it as a black box (LMM)

-- PhiB phase. Most of the computations take place during PhB
DPRejectB is valid at the end of PhiB but bogus on PhiA, so it must be latched on PhiB.
-- Receive RAM addresses and control bits on KBus from IFU
-- PBus: notice that in case of reject during a store, we keep sending the data even though it is useless; this could be changed if needed.
-- Driving the PBus in case of a store
-- Data pipe
-- ALU computation
-- FU computation

-- Now pick up the result
-- Condition and trap generation

-- Left side

-- Bottom side: msb(0) on the left

-- Right side: msb(0) on the left

-- Top side
Κώ–

"cedar" style˜
codeš
œ™Kšœ
Οm
œ1™<K™)K™'K™/K™$K™=—K˜KšΟk	œKžœ?˜•
K˜•StartOfExpansion[]šΠbnœžœ
ž˜Kšžœy˜€
Kšžœ
žœ˜
Kšžœ
žœ
žœ
˜—J˜Kš
œ+˜+K˜KšΟnœžœN˜ZJ˜Jš œžœžœžœ
˜/š
 œžœ
žœžœžœ˜6Jš	œ
žœ
žœžœ
žœ˜8—š œžœžœžœžœžœžœ˜Gš œžœžœžœžœžœ
žœžœžœ˜BKšžœ$˜*—K˜—š œžœ
žœ
žœžœ
žœžœžœžœžœ˜‡
Kš
œC˜Cšžœ
žœ
ž˜Kš
œK˜Kšœžœ˜Kš
œ˜šžœ
žœ
žœ˜Kš
œ˜Kš
œ˜K˜——Kšžœ.˜5—Kš
œA˜AKš
œ6˜6Kš
œA˜AKš
œ?˜?Kš
œF˜FKš
œ0˜0Kš
œ˜K˜—šŸœ˜KšœžœΟcœ˜2šœ
žœ˜š
œ:˜:Kš
œj˜j—š
œU˜UKš
œ
˜
—š
œ:˜:Kš
œj˜j—Kšœžœ9˜FKš
žœžœ
žœžœžœ
˜/Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ˜—Kš
œ˜Kš
œ˜—Kš
œ™š 
œžœžœžœžœžœ˜[Kš
œ˜Kš
œ˜K˜—šŸœ˜Kšœžœ˜"Jšœ
žœ˜Jšœžœ‘˜/Jšœžœ
˜Jšœžœ
˜
Jš
œ˜J˜J™
šžœžœ‘#˜8Kšœžœe˜ošžœ
žœ
ž˜š
œ˜Kšœžœ˜Kš
œ˜—š
œ˜Kšœžœ˜Kš
œ˜—Kš
œG˜Gš
œ˜Kš
œ˜Kšœžœ˜)—Kšžœžœ
˜—Jšžœ˜—Jš
œR™Ršžœ
žœ˜Jšœžœ‘(˜:Jš
Οb1™1J™>š	œ	žœžœ
žœ
žœ˜/Kšžœ
˜Kšžœ
˜J˜—Jš
œQ™QJš
œO˜OJ™Jš
œΕ
™Ε
Jšœžœ
žœžœ‘˜QKšžœžœ+˜FKšžœžœ'žœ˜UKšžœžœ˜+J™J™Bšžœžœ˜ šžœžœ
žœžœ
žœ
žœžœ˜EJš
œ@˜@Jšœžœ
˜J˜—J˜—J˜Jšžœžœžœ˜5šžœžœ˜Jšžœžœ˜3šœžœžœž˜8Jš
œ˜Jš
œ˜Jš
œ˜Jšžœžœ
˜—šœ
žœžœž˜:Jš
œ˜Jš
œ˜Jš
œ˜Jš
œ˜Jš
œ˜Jšžœžœ
˜—šœžœžœ	ž˜9Jš
œ˜Jš
œ˜Jš
œ˜Jšžœžœ
˜—Jš
œ˜Jšœžœžœ	žœ˜2Jšœ‘9˜NJš
œ˜J˜—J˜
—Jš
žœ
žœžœ
žœžœ
˜0J™Jš
œ=™=šžœ
žœ˜Jšœžœ‘˜!Jšœžœ
˜ Jšœžœ˜-J˜Jš
œW™WJš
œ˜Jš
œ"˜"J˜J™:Jš
œ˜J˜Jš
œ‹
™‹
Jšœžœžœ˜=Kšœ‘˜$Kšœ‘%˜AKš
œ&™&šžœžœ˜Jš
œ˜Jš
œ˜J˜—Jš
œ™Jš
œ˜J˜Jš
œ™Jš
œV˜VJš
œ™Jš	œžœžœ
žœ3žœ˜TK™K™šœžœž˜Kš
œ˜Kšžœ
˜
Kšžœ˜—J˜Jš
œ ™ Jšœžœžœžœ˜mJšœžœžœ˜FJš
œ˜Jšœ!žœžœ˜]šœžœžœž˜DJšœ
žœ
˜Jšžœ	˜Jšžœ
‘	˜Jšžœ	žœ‘˜Jšžœ	˜Jšžœ‘
˜Jšžœžœ‘
˜Jš
œ˜Jšžœ˜Jšžœ
‘F˜RJš
œ˜Jš
œ˜Jšœžœ
˜Jšžœžœ-˜=—Jš
œ!˜!Jš
œ˜—Kš
œ˜—K˜Kšœžœ‘&˜:Kš œžœžœ˜.Kš
 œžœžœžœžœ˜0š
 œžœ	žœžœžœ˜)Kš
œ˜Kšžœ
˜K˜—š œžœžœžœ˜MKšœžœ˜Kšœžœ˜Kšœžœ˜Kšœžœ‘˜Kšœžœ‘˜ Kšœžœ‘˜šœžœ˜š
œ@˜@Kš
œD˜D——K˜Kš
œ*˜*Kš
œ-˜-Kš
œ1˜1Kš
œ&˜&Kš
œ(˜(K™K™Kš
œ˜KšœE‘
˜OKš
œ.˜.Kš
œD˜DKš
œC˜CKš
œ4˜4Kš
œD˜DKš
œC˜CKš
œ4˜4Kš
œH˜HKš
œC˜CKš
œ.˜.Kš
œK˜KKš
œK˜KKš
œ.˜.Kš
œK˜KKš
œK˜KKšœžœ˜2Kšœžœ˜-Kšœžœ˜-K™K™"Kšœ‘˜šžœžœ
žœ	ž˜Kšœžœ˜šœ:‘
˜DKš
œ&˜&Kš
œ%˜%Kš
œ˜Kš
œ˜—šœ;‘
˜EKš
œ(˜(Kš
œ'˜'Kš
œ˜Kš
œ˜—Kšžœ
˜—Kšœ‘˜Kšœ1‘
˜;Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ/˜/K™K™!Kš
œ˜Kšœ6‘˜AKš
œL˜LKš
œT˜TKš
œ.˜.Kš
œT˜TKšœžœ‘˜?Kš
œ4˜4Kš
œS˜SKš
œT˜TKš
œ4˜4Kš
œS˜SKš
œH˜HKš
œ.˜.Kš
œH˜HKš
œH˜HKš
œ4˜4Kš
œH˜HKš
œL˜LKš
œ4˜4Kš
œL˜LKš
œL˜LKš
œ.˜.Kš
œL˜LK™K™Kšœ‘˜šžœžœ
žœ	ž˜Kšœžœ
˜šœ8‘˜CKš
œ%˜%Kš
œ$˜$Kš
œ˜Kš
œ˜—šœ9‘˜DKš
œ'˜'Kš
œ&˜&Kš
œ˜Kš
œ˜—Kšžœ
˜—Kšœ‘˜Kšœ0‘˜;Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ5˜5Kš
œ/˜/Kš
œ5˜5Kš
œ/˜/K˜š
œ˜Kš
œ˜Kš
œ)˜)Kš
œ˜Kš
œ˜—šœCžœ#˜iKš
œ˜Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ.˜.—Kš
œ˜—K˜Kšžœ
˜K˜—…—3ΌF