Notes:	January 25, 1985 10:09:23 am PST


Notes:	January 23, 1985 2:32:54 pm PST
POUT and PIN are OUT and IN with beta47 supplying the epCmnd
POUT and PIN are ODB's

condcode=kernal <= epCmnd=*fetch* and usermode
Check DragOps.tioga execution times

DragOpsCross.Inst[dKFC]
DragOpsCross.Inst[dRETK]	RETT
DragOpsCross.Inst[dLIP]	LIFUR
DragOpsCross.Inst[dSIR]	SIFUR
DragOpsCross.Inst[dSFP]	FP
DragOpsCross.Inst[dFLOP] -- no FLIP change DragonFP and DragOps.tioga

FLOP
Alpha[1]	0 =>  Result to Stack
	1 =>  Result to Internal A register
Beta[0..1]	0 => no B operand; fpAdjust_0
	1 => B operand is single REAL; fpAdjust_1
	2 => B operand is double REAL; fpAdjust_2
	3 => B operand is single INT; fpAdjust_1  ??
How about changing pushpending/poppending/empty to WillBeEmpty/ReturnReady
Status
trap/usermode changes at lev 0 (and need restart from lev 3)
reschedule changes at lev 3
fp changes at lev 3
Status must watch fp Shadow cAddrs
FPControl must use WtMode (cAddr match) to also or with CSWtAlt/Mult
Remember to include fpEnable pin
These two can be generated in the PLA or at end
out.kIsRtOp		_ out.xaSource IN [alpha..bReg] AND  (out.aluOp # FOPK);
out.DrKaLev2	_ out.xaSource IN [alpha..bReg] or fp..... See notes;

Notes:	January 21, 1985 1:50:59 pm PST
Remove PCNext from InstrDecodeOut
pcNext-Is-pcBus _ macroJump OR dontGetNextMacro;
Mode change could be simply SPR to ifuFPModeAlu or ifuFPModeMult if there were not the requirement to catch fp ops in the case where the fpEnable pin is not true.

Notes:	January 18, 1985 4:23:02 pm PST

Reorder traps - IFUPLA.ExceptionCode
trap expansions for cTrap fpFault epFault
4 bit Dragon.PBusFaults

Redefinition of Dragon.PBusFaults
PBusFaults: TYPE = MACHINE DEPENDENT {
FPeqZeroE,	FPlsInfE,		FPgrNEZeroE,	FPneZeroI,
FPres4,		FPoFlowI,	FPuFlow,			FPuFlowI,
FPaDeNorm,	FPbDeNorm,	FPabDeNorm,	FPdivByZero,
FPaNaN,		FPbNaN,		FPabNaN,		FPinvalid};
None:		PBusFaults =  FPeqZeroE;
Page:		PBusFaults =  FPlsInfE;
Write:		PBusFaults =  FPgrNEZeroE;

Redefinition of Dragon.PBusCommands
PBusCommands: TYPE = MACHINE DEPENDENT {NoOp(0), Reserve1(1), FPLdAlu(2), FPLdMult(3), FPUnAlu(4), FPUnMult(5), FPXfrMult(6), FPXfrMult(7), Store(8), Fetch(9), StoreHold(10), FetchHold(11), IOStore(12), IOFetch(13), IOStoreHold(14), IOFetchHold(15)};
0000	NoOp
0001	
0010	FPLdAlu		CSLd  3	XaDr   3	euWt
0011	FPLdMult	CSLd  3	XaDr   3	euWt
0100	FPUnAlu		CSUn 2	XaDr 2			NoCheckParity
0101	FPUnMult	CSUn 2	XaDr 2			NoCheckParity
0110	FPXfrAlu		CSUn 2	XaDr 2 3			NoCheckParity
0111	FPXfrMult	CSUn 2	XaDr 2 3			NoCheckParity
1000	Store
1001	Fetch
1010	StoreHold
1011	FetchHold
1100	IOStore
1101	IOFetch
1110	IOStoreHold
1111	IOFetchHold

CSUnAlu		_ FPUnAlu	OR FPXfrAlu
CSUnMult	_ FPUnMult	OR FPXfrMult

CSLdAlu		_ FPLdAlu	OR FPXfrAlu	OR Caddr fpModeAlu
CSLdMult	_ FPUnMult	OR FPXfrMult	OR Caddr fpModeMult

XaDr2 		_ FPUnAlu .. FPXfrMult OR XaSource abgd..alpha
XaDr3			_ FPLdAlu .. FPLdMult, OR FPXfrAlu .. FPXfrMult 

euDrPBus	_ FPLdAlu .. FPLdMult OR *Store*
CheckParity	_								*Fetch*
XaSource: TYPE = MACHINE DEPENDENT {
none(00B),
fpLdSglBSt(06B),	fpLdLswBSt(12B),	fpLdMswBSt(16B),
delGamBetAlp(20B), betaAlpha(21B), beta(22B), alpha(23B),
fpLdSglAUnMsw(25B),	fpLdLswAUnLsw(30B),	fpLdMswAUnMsw(35B),	res31(37B)};

ProcessorRegister: TYPE = MACHINE DEPENDENT {
euJunk	(128), -- the non-matching EU register
euMAR	(130), -- MemoryAddressRegister
euField	(131), -- Field register
fpAluClear	(132), -- Base of FP Alu shadow Regs	can alias 134 in EU
fpAluSgl	(133), -- Single precision shadow	can alias 135 in EU
fpAluLsw	(134), -- Double precision Lsw shadow	can alias 132 in EU
fpAluMsw	(135), -- Double precision Msw shadow	can alias 133 in EU
fpMultClear	(140), -- Base of FP Mult shadow Regs	can alias 142 in EU
fpMultSgl	(141), -- Single precision shadow	can alias 143 in EU
fpMultLsw	(142), -- Double precision Lsw shadow	can alias 140 in EU
fpMultMsw	(143), -- Double precision Msw shadow	can alias 141 in EU
euConstant	(144), -- Base of EU constant registers	(12 regs)
euAux	(160), -- Base of EU aux registers	(16 regs)
euBogus	(176), -- [euBogus..euLast] not legal  (NA)	(63 regs)
euLast	(239), -- last possible EU reg  (NA)
ifuXBus	(240), -- Base for IFU regs
ifuStatus	(241), -- IFU status
ifuFPModeAlu	(242), -- floating point mode register
ifuFPModeMult	(243), -- floating point mode register
ifuFPMaskFlags	(244), -- floating point mask and flags
ifuSLimit	(245), -- stack limit register
ifuYoungestL	(246), -- youngest L in IFU stack
ifuYoungestPC	(247), -- youngest PC in IFU stack
ifuEldestL	(248), -- eldest L in IFU stack
ifuEldestPC	(249), -- eldest PC in IFU stack (rd removes, wt adds)
ifuBogus	(251), -- [ifuBogus..ifuLast] are not legal  (NA)
ifuL	(252), -- current L register (NA)
ifuS	(253), -- current S register (NA)
ifuPC	(254), -- current program counter (NA)
ifuLast	(255)};-- last possible IFU reg  (NA)



IFUPLA

32	KBus					= INT[32],	-- PhA bidirectional, PhB A,B,C to EU

02	EUAluLeftSrcBA	> EnumType["Dragon.ALULeftSources"],
02	EUAluRightSrcBA	> EnumType["Dragon.ALURightSources"],
02	EUStore2ASrcBA		> EnumType["Dragon.Store2ASources"],
05	EUAluOpAB			> EnumType["Dragon.ALUOps"],
04	EUCondSelAB		> EnumType["Dragon.CondSelects"],
01	EUHoldCarryBA		> BOOL,
01	EUSt3AisCBusBA	> BOOL,
01	EURes3AisCBusBA	> BOOL,
01	EUConditionBA		< BOOL,
01	EURes3BisPBusAB	> BOOL,
01	EUWriteToPBusAB	> BOOL,
01	EUCheckPParityAB	> BOOL,
---
22

04	FPStatusB			<EnumType["DragonFP.Status"],
01	FPCSLoadBA			>EnumType["DragonFP.CSLoad"],
01	FPCSUAluBA		>EnumType["DragonFP.CSUnload"],
01	FPCSUMultBA		>EnumType["DragonFP.CSUnload"],
---
07

04	EPCmdA			>EnumType["Dragon.PBusCommands"],
01	EPRejectB		=BOOL,  -- driven by IFP
03	EPFaultB			=EnumType["Dragon.PBusFaults"],  -- driven by IFP
32	IPData  			=INT[32],	-- address PhA, data PhB
04	IPCmdA  		>EnumType["Dragon.PBusCommands"],
01	IPRejectB			<BOOL,
03	IPFaultB			<EnumType["Dragon.PBusFaults"],
01	IPParityB			<BOOL,
01	IPNPErrorB 		=BOOL,
01	ResetAB			<BOOL,
01	DHoldAB			<BOOL,
01	DShiftAB  		<BOOL,
01	DExecuteAB		<BOOL,
01	DNSelectAB		<BOOL,
01	DDataInAB		<BOOL,
01	DDataOutAB		=BOOL,

01	RescheduleAB	<BOOL,
01	PhA				<BOOL,
01	PhB				<BOOL,
---
121



MDF becomes just Field - eu bypassing used as temp register for Mul and Div
MQ no longer addressable:
MQ is not considered part of processor state
It is not addressed with LEUR/SEUR or LIFUR/SIFUR instructions
It is only used as a temp register for mult and div which are autonomous instructions
It is loaded by the microcode using the alu op PassLtWtMQ (bypassing not affected)
It is read by the microcode using the alu op RdMQ
Multiply
Step 0  -  Load 0 into R1, Multiplier into MQ, initialize MultiplicandSign flag and branch out if zero
Unsigned
Lt				_ S=Multiplicand
Rt				_ S-1=Multiplier
aluop			_ MulLdU
MicroBranch if aluout=0  (the product sign logic won't work if the M'cand=0)
R1				_ 0
MQ			_ Multiplier
MCandS		_ FALSE
ProdS			_ FALSE
lastWasSub	_ FALSE
S-1 = Product.msw _ R1
Signed
Lt				_ S=Multiplicand
Rt				_ S-1=Multiplier
aluop			_ MulLdS
aluout		_ Lt
MicroBranch if aluout=0  (the product sign logic won't work if the M'cand=0)
R1				_ 0
MQ			_ Multiplier
MCandS		_ LtSign
ProdS			_ FALSE
lastWasSub	_ FALSE
S-1 = Product.msw _ R1
Step 1..16
zero			_ 000 or 111
two			_ 100 or 011
sub			_ 1xx
Lt				_ S-1=Product.msw (right shift if two) (use old ProdS to do sign extend)
Rt				_ S=Multiplicand or 0 (0 if zero)
aluop			_ MulStep
aluout		_ Lt (+/-) Rt     - if sub
ProdS			_ zero AND ProdS   OR   ~zero AND (sub xor MCandS)
R1|MQ			_ aluout|Rt rt shift 1 if two and 2 if not (use new ProdS to do sign extend)
S-1=Product.msw _ R1
Step 17
Unsigned
zero		_ xx0
Lt			_ S-1=Product.msw
Rt			_ S=Multiplicand or 0 (0 if zero)
aluop		_ MulAdj
aluout	_ Lt + Rt
MQ		_ MQ
R1			_ aluout
S-1=Product.msw _ R1
Signed
instruction done
aluop				_ RdMQ
S=Product.lsw	_ MQ
Step 18 Unsigned
instruction done
aluop				_ RdMQ
S=Product.lsw	_ MQ
MicroBranch 1
instruction done
Lt			_ S=Multiplicand = 0
Rt			_ 0
aluop		_ OR
aluout	_ Lt
S-1 = Product.msw _ R1


Divide
Step 0
Lt			_ S-2=Dividend MSW
Rt			_ S-1=Dividend LSW
aluop		_ DivLdDbl
aluout	_ Lt
R1			_ aluout
MQ		_ Rt
Zero		_ FALSE
S+1=temporary Remainder location _ R1
Step 1
Unsigned
Lt					_ S+1	= temporary Remainder location
Rt					_ S	= Divisor
aluop				_ DivLdU
Cry aluout		_ Lt-Rt (result must be negative)
TRAP if Cry
DivisorSign		_ FALSE
DividendSign	_ FALSE
Zero				_ (aluout=0 OR Zero) AND MQSign
R1 | MQ			_ LShift[ aluout | MQ | DivisorSign#Cry] (next op quaranteed to be add)
S+1=temporary Remainder location _ R1
Signed
Lt					_ S+1	= temporary Remainder location
Rt					_ S	= Divisor
aluop				_ DivLdS
aluout			_ Lt
Cry				_ ~ LtSign	
DivisorSign		_ RtSign
DividendSign	_ LtSign
Zero				_ (aluout=0 OR Zero) AND MQSign
R1 | MQ			_ LShift[ aluout | MQ | DivisorSign#Cry]
S+1=temporary Remainder location _ R1
Step 2
Unsigned
Lt				_ S+1	= temporary Remainder location
Rt				_ S	= Divisor
aluop			_ DivStep
Cry aluout	_ Lt (+/- - if MQSign) Rt
Zero			_ (aluout=0 OR Zero) AND MQSign
R1 | MQ		_ LShift[ aluout | MQ | DivisorSign#Cry]
S-1=Remainder _ R1
Signed
Lt				_ S+1	= temporary Remainder location
Rt				_ S	= Divisor
aluop			_ DivStep
Cry aluout	_ Lt (+/- - if MQSign) Rt
TRAP IF
aluout=0	AND (DividendSign = DivisorSign)
aluout#0	AND (DividendSign # Cry)
Zero			_ (aluout=0 OR Zero) AND MQSign
R1 | MQ		_ LShift[ aluout | MQ | DivisorSign#Cry]
S-1=Remainder _ R1
Step 3..n
Lt					_ S-1=Remainder
Rt					_ S	= Divisor
aluop				_ DivStep
Cry aluout		_ Lt (+/- - if MQSign) Rt
Zero				_ (aluout=0 OR Zero) AND MQSign
R1 | MQ			_ LShift[ aluout | MQ | DivisorSign#Cry]
S-1=Remainder	_ R1
Step n+1
MDiv
Lt				_ S-1=Remainder
Rt				_ S	= Divisor
aluop			_ DivAdjM
Cry aluout	_ Lt (+/- - if MQSign) Rt
Zero			_ (aluout=0 OR Zero) (Update Zero before use below)
RemCorFF _
~DivisorSign	~Cry				OR
  DivisorSign	  Cry	~Zero	OR
  					~Cry	  Zero	OR
QCorFF		_
 DivisorSign 			  Zero
R1				_ aluout
MQ			_ LShift[ MQ | DivisorSign#Cry]
S-1=Remainder _ R1
RDiv
Lt				_ S-1=Remainder
Rt				_ S	= Divisor
aluop			_ DivAdjR
Cry aluout	_ Lt (+/- - if MQSign) Rt
Zero			_ (aluout=0 OR Zero) (Update Zero before use below)
RemCorFF	_
~DividendSign	~Cry				OR
  DividendSign	  Cry	~Zero	OR
  						~Cry	  Zero	OR
QCorFF		_
 						  DivisorSign	  Zero	OR
~DividendSign	  DivisorSign				OR
  DividendSign	~DivisorSign	~Zero
R1				_ aluout
MQ			_ LShift[ MQ | DivisorSign#Cry]
S-1=Remainder _ R1
Step n+2
Lt					_ S-1=Remainder
Rt					_ 0 OR S=Divisor (IF RemCorFF)
aluop				_ DivAdj
*** aluout		_ Lt (+/- - if MQSign) Rt
Cry				_ QCorFF
R1					_ aluout
MQ				_ MQ
S-1=Remainder	_ R1
Step n+3
R1					_ MQ
S-2=Quotient		_ R1
Step n+4
Lt					_ S-2=Quotient
Rt					_ 0
Cry aluout		_ Lt + Rt + Cry
R1					_ aluout
S-2=Quotient		_ R1


FP and Fixed Mult/DivChanges

Notes to Russ
New DragOpsCross.ProcessorRegister
euStack	(000), -- base of EU stack (128 regs)
euJunk	(128), -- the non-matching EU register
eu129	(129), -- easily addressable spare  (NA)
euMAR	(130), -- MemoryAddressRegister
euField	(131), -- Field register
euAux	(132), -- base of EU auxilliary registers (16 regs)
eu148	(148), -- easily addressable spare  (NA)
eu149	(149), -- easily addressable spare  (NA)
eu150	(150), -- easily addressable spare  (NA)
eu151	(151), -- easily addressable spare  (NA)
euConstant	(152), -- base of EU constant registers (12 regs)
euBogus	(169), -- [euBogus..euLast] are not legal  (NA)
euLast	(239), -- last possible EU reg  (NA)
ifuXBus	(240), -- internal IFU register (X bus)
ifuLevel3LS	(241), -- internal IFU register (level 3 L & S)
ifuYoungestL	(242), -- youngest L in IFU stack
ifuYoungestPC	(243), -- youngest PC in IFU stack
ifuEldestL	(244), -- eldest L in IFU stack
ifuEldestPC	(245), -- eldest PC in IFU stack (read removes, write adds)
ifuStatus	(246), -- IFU status
ifuSLimit	(247), -- stack limit register
ifuFPMaskFlags	(248), -- floating point mask and flags
ifuFPMode	(249), -- floating point mode register
ifuBogus	(250), -- [ifuBogus..ifuLast] are not legal  (NA)
ifu251	(251), -- easily addressable spare (NA)
ifuL	(252), -- current L register (NA)
ifuS	(253), -- current S register (NA)
ifuPC	(254), -- current program counter (NA)
ifuLast	(255)  -- last possible IFU reg  (NA)

New OB OpCode: FP

Redefined OpCode: DIV  Quotient|Remainder = [S-2]|[S-1] _ [S-2][S-1]/[S-0]  S_S-1

Change stack limit from 17 to 16


FP and Fixed Mult/DivChanges

Lizard
Mult, Div and FPOp's
Change stack limit from 17 to 16 when Russ does

DragOpsCross
DragOpsCross.ProcessorRegister {fpMaskFlags fpMode}

Dragon
add FPFault to Dragon.PBusFaults
add StoreFP, FetchFPAlu and FetchFPMult to PBusCommands
New EU ops: PassRt, PassLt, PassLtWtMQ, RdMQ, DivLast  (MulStep and DivStep already there)
DragonImpl

DragonIFU
add spaces after :'s in DragonIFU
change euCacheCmd to euPBusCmd
DragonIFUImpl
add StoreFP, FetchFP* PBusCommands to IsRdCmd and IsWtCmd
DragonFP.mesa
DragonFPImpl.mesa

DragonMicrocode
change euCacheCmd to euPBusCmd
add XASources (7+9=16 => add one bit):
fpLdMode,
fpLdAMsw,		fpLdALsw,
fpLdBMsw,		fpLdBLsw,
fpUlMsw,		fpUlLsw
DragonMicrocodeImpl
add FPOP
add MULT
add DIV
DragOpsCross.JBBformatRange => {
rj: DragOpsCross.RJBformat					these can be removed
TRUSTED {rj _ LOOPHOLE[instruction]}; 	these can be removed
IFU Page Fault Must wait for possible CJump or MemRefFault to execute 
Can XOP be one cycle

IFU
change EUWriteToCacheAB to EUWriteToPBusAB
add
FPStatusB		>EnumType["DragonFP.Status"],
FPCSLoadAB		<EnumType["DragonFP.CSLoad"],
FPCSUAluAB	<EnumType["DragonFP.CSUnload"],
FPCSUMultAB	<EnumType["DragonFP.CSUnload"]
IFetcher
IDecoder
Change stack limit from 17 to 16 when Russ does
IRegAddr
IPipe
Use PassRt EU Op
add
FPStatusB		>EnumType["DragonFP.Status"],
FPCSLoadAB		<EnumType["DragonFP.CSLoad"],		function of PBusCmnds
FPCSUAluAB	<EnumType["DragonFP.CSUnload"],	function of PBusCmnds
FPCSUMultAB	<EnumType["DragonFP.CSUnload"]	function of PBusCmnds
add KBus drivers for fpControl
New EU ops: PassRt, PassLtWtMQ, RdMQ, DivLast
IStack
IFP
FP
add logging stuff
EU
EUWriteToPBusAB
New EU ops: PassRt, PassLtWtMQ, RdMQ, Mult, Div DivLast


KBus during Phase A

It is the responisbility of the Microcode (using multicycles) to insure that there is no conflict for the KBus when it is used at level 4 to move data from the EU to the IFU.  SIFUR instructions are assessed a 3 cycle penalty by this requirement.  Since the other instructions using the KBus at level4 (SJ, SFC and SFCI) are branching instructions, there is no penalty.  When the KBus is used in this way, the CAddr passed to the EU in the previous phase B is in the range of IFU Registers.

KBus conflicts caused by FP ops should never happen since the load signals are driven from level3 and the unload signals from level 2 (just like EUAluRtIsK).


Floating Point operation

The two floating point chips operate using a single phase clock which makes it's active transition between PhA and PhB.  In order to save about 12 to 15 pins (3 pins redundant), the KBus is used during PhA to move the load[0..5], unload[0..2] and function[0..5] signals from the IFU to the FP chips.  The 3 ChipSelect signals are driven over separate pins.

Reject and Fault occuring in the instruction preceding a FP op are handled correctly (it says here).  That is, the Load Chip Select signal is disabled during the next A,B cycle and the IFP section of the IFU knows to ignore a set mode function.

The only guaranteed state associated with FP operations is the Mode, Mask and Flag registers.  There are no FP ops which allow 'partial' operations which assume the previous state of internal FP chip registers (ie AM, AL, BM, BL etc).  Each FP op loads all its operands from the stack, waits a function specific numer of cycles then moves any results back to the stack.

IFP

The IFP is a section of the IFU which deals with two sets of data:

It maintains a copy of the mode register.

Write: The mode register is written as a side affect of setting the mode registers in the two FP chips.  When both the high order Function bits (FPAlu, FPMult) are set and FPCSLoad is enabled then Function is interpreted as a new nibble in the Mode register as described in the Weitek documentation.

Read: The mode register may be read using a LIFUR instruction (Lev0BAddr matches FPMode).

It maintains copies of the 16 bit Mask and Flag registers and issues Reject and FPFfault.

Write: CSUnLoad during PhA causes the floating point Status signals during PhB (1.5 cycles later) to be decoded.  The three unsticky flags (used for legal floating point comparisons) are cleared and the flag corresponding to the decoded status signal is set.  If any of the curent flags are not masked then Reject and FPFault are asserted.  The reject causes the EU to freeze and not store the FP data currently on the PBus, and the fault causes the IDecoder logic during the next phase A to generate a FP trap exception.
Write: The Mask and Flag registers may also be written using a SIFUR instruction (Lev3Caddr matches FPMaskFlag).

Read: The Mask and Flag registers may be read using a LIFUR instruction (Lev0BAddr matches FPMaskFlag).

FP format: FP alpha

alpha: BYTE = FPMult: BOOL, FPAlu: BOOL, FPFunction: CARDINAL[0..64)
IF FPMult AND FPAlu
THEN	Set Mode
ELSE	Execute FPFunction for specified device.  (one BOOL must be TRUE)
Binary op operands (A op B) are stacked in the EU with A pushed first.
Double precision operands are stacked in the EU with the most significant word pushed first.

alpha for ALU OPs

Subtract                      Compare (returns only status)

01 00 000 0     F32  -  F32        01 10 000 0     F32  -  F32
01 00 000 1     F64  -  F64        01 10 000 1     F64  -  F64
01 00 001 0    |F32  -  F32|       01 10 001 0    -F32  +  F32
01 00 001 1    |F64  -  F64|       01 10 001 1    -F64  +  F64

01 00 010 0                        01 10 010 0    |F32| - |F32|
01 00 010 1                        01 10 010 1    |F64| - |F64|
01 00 011 0                        01 10 011 0
01 00 011 1                        01 10 011 1

01 00 100 0    -F32  +  0          01 10 100 0     F32  -  0
01 00 100 1    -F64  +  0          01 10 100 1     F64  -  0
01 00 101 0                        01 10 101 0
01 00 101 1                        01 10 101 1

01 00 110 0    -F32  +  0          01 10 110 0
01 00 110 1    -F64  +  0          01 10 110 1
01 00 111 0                        01 10 111 0
01 00 111 1                        01 10 111 1

Add                           Convert

01 01 000 0     F32  +  F32        01 11 000 0     U32 to D32 (exact)
01 01 000 1     F64  +  F64        01 11 000 1     U64 to D64 (exact)
01 01 001 0    |F32  +  F32|       01 11 001 0     D32 to W32
01 01 001 1    |F64  +  F64|       01 11 001 1     D64 to W64

01 01 010 0    |F32| + |F32|       01 11 010 0     U32 to D32 (inexact)
01 01 010 1    |F64| + |F64|       01 11 010 1     U64 to D64 (inexact)
01 01 011 0                        01 11 011 0
01 01 011 1                        01 11 011 1

01 01 100 0     F32  +  0          01 11 100 0     F32  -  I32
01 01 100 1     F64  +  0          01 11 100 1     F64  -  I32
01 01 101 0                        01 11 101 0     I32  -  F32
01 01 101 1                        01 11 101 1     I32  -  F64

01 01 110 0    |F32| +  0          01 11 110 0     F32  -  F64
01 01 110 1    |F64| +  0          01 11 110 1     F64  -  F32
01 01 111 0                        01 11 111 0
01 01 111 1                        01 11 111 1

alpha for Mult OPs

10 xxx 000     F32  *  F32
10 xxx 001     F64  *  F64
10 xxx 010     W32  *  F32
10 xxx 011     W64  *  F64
01 xxx 100     F32  *  W32
01 xxx 101     F64  *  W64
01 xxx 110     W32  *  W32
01 xxx 111     W64  *  W64

10 000 xxx      A   *   B
10 001 xxx     |A|  *   B
10 010 xxx      A   *  |B|
10 011 xxx     |A|  *  |B|
01 100 xxx    - A   *   B
01 101 xxx    -|A|  *   B
01 110 xxx    - A   *  |B|
01 111 xxx    -|A|  *  |B|

alpha for Set Mode

1100RRIF	=	mode0
RR	Floating point rounding mode
00	Round toward nearest
01	Round toward zero
10	Round toward Positive infinity
11	Round toward negative infinity
I	Fixed point rounding mode
 0	Round according to Floating point rounding mode
 1	Round toward zero
F	Fast mode (this is not in the doc but is supposed to exist)
 0	IEEE mode
 1	Flush denormalized operands and results to zero
1101AAxx	=	mode1
AA		Multiplier Accumulation rate (does this really exist?)
00	Clock/1
01	Clock/2
10	Clock/3
11	Clock/4


Types of FPFunctions => separate decoding in the Decoder PLA

									Operands 		Result	Time		Cycles


Set Mode							-					-			120ns		2

Convert	Unary	Single		one Single		Double	240ns		3
Convert	Unary	Double	one Double		Single		240ns		3

Compare	Unary	Single		one Single		-			240ns		3
Compare	Unary	Double	one Double		-			240ns		3
Compare 	Binary	Single		two Single		-			240ns		3
Compare	Binary	Double	two Double		-			240ns		3

Alu		Unary	Single 	one Single		Single		240ns		3
Alu		Unary	Double	one Double		Double	240ns		3
Alu		Binary	Single		two Single		Single		240ns		3
Alu		Binary	Double 	two Double		Double	240ns		3

Mult		Binary	Single  	two Single		Single		240ns		3
Mult		Binary	Double 	two Double		Double	360 ns	4

Cycle         0     1     2    3     4     5     6     7     8     9
sglUnCom  AM<S0                  Stat                                S_S-1
sglUnAlu  AM<S0                  S0<AM                               S_S-0
sglUnCvt  AM<S0                  S0<AM S+<AL                         S_S+1
dblUnCom  AL<S0 AM<S1                  Stat                          S_S-2
dblUnAlu  AL<S0 AM<S1                  S1<AM S0<AL                   S_S-0
dblUnCvt  AL<S0 AM<S1                  S1<AM                         S_S-1
sglBiCom  BM<S0 AM<S1                  Stat                          S_S-2
sglBiAlu  BM<S0 AM<S1                  S1<AM                         S_S-1
sglBiMul  BM<S0 AM<S1                  S1<MM                         S_S-1
dblBiCom  BL<S0 BM<S1 AL<S2 AM<S3                  Stat              S_S-4
dblBiAlu  BL<S0 BM<S1 AL<S2 AM<S3                  S3<AM S2<AL       S_S-2
dblBiMul  BL<S0 BM<S1 AL<S2 AM<S3                        S3<MM S2<ML S_S-2

01 00 0. .0	sglBiAlu
01 00 0. .1	dblBiAlu

01 00 1. .0	sglUnAlu
01 00 1. .1	dblUnAlu

01 01 0. .0	sglBiAlu
01 01 0. .1	dblBiAlu

01 01 1. .0	sglUnAlu
01 01 1. .1	dblUnAlu

01 10 0. .0	sglBiCom
01 10 0. .1	dblBiCom

01 10 1. .0	sglUnCom
01 10 1. .1	dblUnCom

01 11 0. .0	sglUnAlu
01 11 0. .1	dblUnAlu

01 11 10 00	sglUnAlu
01 11 10 01	dblUnCvt
01 11 10 10	sglUnAlu
01 11 10 11	sglUnCvt
01 11 11 00	sglUnCvt
01 11 11 01	dblUnCvt
01 11 11 10	*
01 11 11 11	*

10 .. .. .0	sglBiMult
10 .. .. .1	dblBiMult

11 .. .. ..	dblBiMult

**************
01 00 0. .0	sglBiAlu
01 01 0. .0	sglBiAlu

01 00 1. .0	sglUnAlu
01 01 1. .0	sglUnAlu
01 11 0. .0	sglUnAlu
01 11 10 00	sglUnAlu
01 11 10 10	sglUnAlu

01 00 1. .1	dblUnAlu
01 01 1. .1	dblUnAlu
01 11 0. .1	dblUnAlu

01 00 0. .1	dblBiAlu
01 01 0. .1	dblBiAlu

01 10 0. .0	sglBiCom
01 10 0. .1	dblBiCom
01 10 1. .0	sglUnCom
01 10 1. .1	dblUnCom


01 11 10 11	sglUnCvt
01 11 11 00	sglUnCvt

01 11 10 01	dblUnCvt
01 11 11 01	dblUnCvt
01 11 11 10	*
01 11 11 11	*

10 .. .. .0	sglBiMult
10 .. .. .1	dblBiMult

11 .. .. ..	dblBiMult

**************

01 0. 0. .0	sglBiAlu

01 0. 1. .0	sglUnAlu
01 11 0. .0	sglUnAlu
01 11 10 .0	sglUnAlu

01 0. 1. .1	dblUnAlu
01 11 0. .1	dblUnAlu

01 0. 0. .1	dblBiAlu

01 10 0. .0	sglBiCom

01 10 0. .1	dblBiCom

01 10 1. .0	sglUnCom

01 10 1. .1	dblUnCom


01 11 1. 11	sglUnCvt
01 11 11 .0	sglUnCvt

01 11 1. 01	dblUnCvt

10 .. .. .0	sglBiMult

10 .. .. .1	dblBiMult

11 .. .. ..	dblBiMult

First 16 ALUOps				16 RR instructions 300B - 317B
Or		(0)	op47			dROR			dRRX (gets mapped to VAdd)
And		(1)	BndChk		dRAND		dRBC
Xor		(2)	UAdd			dRXOR		dRUADD
			(3)	USub							dRUSUB
FOP		(4)	VAdd			dRFU			dRVADD
FOPK	(5)	VSub							dRVSUB
SAdd	(6)	LAdd			dRADD		dRLADD
SSub		(7)	LSub			dRSUB		dRLSUB

dRBC also get BC condition select


False			(0)	x
EZ			(1)	dRJEB
LZ			(2)	dRJLB
LE			(3)	dRJEB

True			(4)	dRJEB
NE			(5)	dRJEB
GE			(6)	dRJEB
GZ			(7)	dRJEB

OvFl			(8)
BC			(9)
IL			(10)
DivOvFl	(11)

NotOvFl		(12)
NotBC		(13)
NotIL		(14)
op57			(15)


IFUNotes.tioga
Last Edited by Curry January 18, 1985 5:40:30 pm PST


noBypassing
passrt 

Let dump dEXCH.  It's  odd, requires a unique output and doesn't help much.
instr _ And[current, BE[m:[op: InstrTopSig[8]], d:[op: dEXCH]]];
Set[s:instr, m:[state: ByteTopSig[8]],	d:[state: 0], out:[
dontGetNextMacro: TRUE,
bReg: abStackTop,
cReg: [ s, minus1 ] ] ];
Set[s:instr, m:[state: ByteTopSig[8]],	d:[state: 1], out:[
noBypassing: TRUE,
bReg: [ s, minus1 ],
cReg: cStackTop ]];

IFUPLA.XaSource
This is essentially the Load-Unload code for the Weitek chips with alpha-beta-gamma-delta selection stuck into gaps in the encoding.  See DragonIFU33.sil
Note: alpha-beta-gamma-delta selection must => DrXa2
	(129)
	(136)
	(137)
	(138)
	(139)
	(156)
	(157)
	(158)
	(159)
	(250)


ΚΪ˜™J™5—˜'J™š
œK™KJšΟbœΟkœ)™@š
œ:™:Jšœžœ
™Jš
œ™Jš
œ™—š
œ:™:Jšœ
žœ
™Jš
œ™Jš
œ™———J˜J˜J˜&IblockšΟfUœ.˜ƒ
Kš
Ÿ#˜#J˜Jš
œ˜Jš
œ˜Jš
œ˜Jš
œ˜J˜J˜EJ˜J˜Iitem–
1 in tabStopsš
œC˜CL–
1 in tabStopsšœ…
'˜¬
Jš
œJ˜J˜J˜<J˜J˜—J˜"J˜DJ˜ ˜/Jšœžœžœžœ˜EJšœžœ$˜BJ˜—˜&š
œ!˜!Jš
œ0˜0——Jš
œ’
˜’
J˜˜&J˜˜$Jš
œ)˜)Jš
œ˜—J˜š
œ!˜!šœžœžœ
ž	œ˜&Jš
œ-˜-Jš
œ'˜'Jš
œ.˜.Jš
œ'˜'—Jš
œ˜Jš
œ˜Jš
œ"˜"—J˜š
œ#˜#Jšœžœžœ
ž	œΤ
˜ϊ
Jš
œ	˜	Jš
œ˜Jš
œ#˜#Jš
œ#˜#Jš
œ+˜+Jš
œ+˜+Jš
œ.˜.Jš
œ.˜.Jš
œ
˜
Jš
œ
˜
Jš
œ˜Jš
œ˜Jš
œ˜Jš
œ˜Jš
œ˜Jš
œ˜J˜Jšœžœ	˜Jšœžœ
˜ J˜Jšœžœ
žœ˜1Jšœžœžœ˜4J˜Jšœžœ
ž˜6Jšœžœ
žœ	žœ
˜8J˜Jšœžœ	žœ˜)Jš
œ˜—J™š
œ™Jš
Ϫ
™™
Jš
œ4™4—šœžœžœ
ž	œ˜$Jš
œ
˜
Jš
œ2˜2Jš3œ˜9Jš
œH˜H—J–26 sp tabStops˜–26 sp tabStopsšœžœžœ
ž	œ˜-J–26 sp tabStopsšœΟc˜-J–26 sp tabStopsš
œ™J–26 sp tabStopsšœ
 ˜%J–26 sp tabStopsšœ ˜ J–26 sp tabStopsšœ Πbc *˜CJ–26 sp tabStopsšœ .˜>J–26 sp tabStopsšœ 2˜BJ–26 sp tabStopsšœ 2˜BJ–26 sp tabStopsš
œ™J–26 sp tabStopsš
œ™J–26 sp tabStopsš
œ™J–26 sp tabStopsš
œ™J–26 sp tabStopsšœ ‘ +˜EJ–26 sp tabStopsšœ .˜?J–26 sp tabStopsšœ 2˜CJ–26 sp tabStopsšœ 2˜CJ–26 sp tabStopsšœ ‘ ‘ 
˜<J–26 sp tabStopsš
œ™J–26 sp tabStopsš
œ™J–26 sp tabStopsš
œ™J–26 sp tabStopsš
œ™J–26 sp tabStopsšœ
 ‘ ‘ 
˜2J–26 sp tabStopsšœ &‘ 
˜=J–26 sp tabStopsšœ ˜+J–26 sp tabStopsšœ ‘ 
˜#J–26 sp tabStopsšœ 
˜J–26 sp tabStopsšœ ˜3J–26 sp tabStopsšœ ˜4J–26 sp tabStopsšœ  ˜6J–26 sp tabStopsšœ ˜(J–26 sp tabStopsšœ ˜.J–26 sp tabStopsšœ ˜0J–26 sp tabStopsšœ ˜*J–26 sp tabStopsšœ /˜BJ–26 sp tabStopsš
œ™J–26 sp tabStopsšœ *˜:J–26 sp tabStopsšœ ˜&J–26 sp tabStopsšœ ˜&J–26 sp tabStopsšœ
 ˜,J–26 sp tabStopsšœ ˜-J–26 sp tabStops˜—J˜—J˜˜J˜šœ
žœ %˜<J˜—Jš
œ6˜6Jš
œ8˜8Jš
œ7˜7Jš
œ+˜+Jš
œ1˜1Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜J˜J˜J˜Jš
œ,˜,Jš
œ-˜-Jš
œ.˜.Jš
œ/˜/J˜J˜J˜Jš
œ-˜-Jšœžœ ˜&Jšœ/ ˜?—™Jšœžœ ˜0Jš
œ.˜.Jšœžœ
˜Jš
œ-˜-Jšœžœ
˜Jšœžœ
˜—™Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜—˜Jšœžœ
˜Jšœžœ
˜Jšœžœ
˜J˜˜J˜J˜——J˜JšžœH˜Kšžœ˜Jšžœ*˜,Jš	œžœ
žœžœ
žœ
˜>J˜UJš
œR˜RJš
œ1˜1—˜š
œf˜fš
œ˜Jšœž
œ
˜Jšœž
œ
˜Jšœ
˜Jš
œL˜LJš
œ	˜	Jšžœ˜Jšœ
Πbk˜Jšœ
ž˜Jšœ
ž˜Jšž
œ˜—š
œ˜Jšœž
œ
˜Jšœž
œ
˜Jšœ
˜Jš
œ˜Jš
œL˜LJš
œ	˜	Jšžœ˜Jšœ
˜Jšœ
ž˜Jšœ
ž˜Jšž
œ˜——š
œ
˜
J˜J˜J˜Jšœž
œE˜NJšœž
œ˜'Jšœ
˜Jš
œ"˜"Jšœžœ	žœ	žœ˜:JšœžœO˜TJšž
œ˜—š
œ˜š
œ˜J˜Jšœž
œ˜Jšœž
œ˜&Jšœ	˜Jš
œ˜Jšžœž˜Jš
œ
˜
Jšž
œ˜—š
œ˜Jš
œ˜Jšœ˜Jšž
œž˜——š
œ˜Jš
œ˜Jšœ˜Jšž
œž˜—š
œ
˜
Jš
œ˜Jšœž
œ˜Jš
œ˜Jšœ	’˜Jš
œ˜Jšž
œ˜——J˜J˜˜˜Jšœž
œž˜Jšœž
œž˜Jšœ	˜J˜Jšœž
œ
˜
Jšžœ˜Jšœž˜
Jšž
œ$˜%—˜š
œ˜Jšœ	ž
œ!˜+Jšœ	ž
œ
˜Jšœ˜Jšœ˜-Jš’˜Jšœ’˜Jšœ’˜Jšœžœžœ˜'Jšœžœžœ2˜QJšž
œ$˜%—š
œ˜Jšœ	ž
œ!˜+Jšœ	ž
œ
˜Jšœ˜Jšœ˜
Jšœœ
˜Jšœ˜Jšœ˜Jšœžœžœ˜'Jšœžœžœ˜2Jšž
œ$˜%——˜š
œ˜Jšœž
œ!˜*Jšœž
œ
˜Jšœ
˜J˜$Jšœžœžœ˜&Jšœžœžœ˜1Jšž
œ˜—š
œ˜Jšœž
œ!˜*Jšœž
œ
˜Jšœ
˜J˜$š’
’˜Jš	’˜)Jš	’˜!—Jšœžœžœ˜&Jšœžœžœ˜1Jšž
œ˜——˜	Jšœ	ž
œ˜Jšœ	ž
œ
˜Jšœ˜J˜%Jšœžœžœ˜'Jšœžœžœ˜2Jšž
œ˜—˜š
˜Jšœž
œ˜Jšœž
œ
˜Jšœ
˜J˜$Jšœžœœ
˜:š

˜
Jš’˜Jš’˜Jš’˜—š
	˜	Jš
˜—J˜Jšžœ
žœ˜$Jšž
œ˜—š
˜Jšœž
œ˜Jšœž
œ
˜Jšœ
˜J˜$Jšœžœœ
˜:š

˜
Jš’˜Jš’˜Jš’˜—š
	˜	Jš’˜Jš’˜!Jš
!˜!—J˜Jšžœ
žœ˜$Jšž
œ˜——˜Jšœ	ž
œ˜Jšœžœ
ž
œ
žœ
˜%Jšœ˜J˜%Jšœ	˜Jš
œ˜Jšžœž˜
Jšž
œ˜—˜Jšœ	ž˜Jšž
œ˜—˜Jšœ	ž
œ˜Jš
œ
˜
Jš
œ˜Jš
œ˜Jšž
œ˜——J˜J˜šΡbklΠbl˜J˜š
œ
˜
š
œ"˜"J–26 sp tabStopsšœ ˜-J–26 sp tabStopsš‘˜-J–26 sp tabStopsš
‘!˜.J–26 sp tabStopsšœ
 ˜%J–26 sp tabStopsš‘˜ J–26 sp tabStopsšœ
 ,˜9J–26 sp tabStopsšœœ !˜.J–26 sp tabStopsšœœ !˜.J–26 sp tabStopsšœœ !˜.J–26 sp tabStopsš
‘!˜.J–26 sp tabStopsšœ *˜<J–26 sp tabStopsšœ (˜7J–26 sp tabStopsšœ ˜+J–26 sp tabStopsšœ  ˜/J–26 sp tabStopsšœ (˜;J–26 sp tabStopsšœ ˜.J–26 sp tabStopsšœ ˜0J–26 sp tabStopsšœ ˜*J–26 sp tabStopsšœ 4˜GJ–26 sp tabStopsšœ 
˜J–26 sp tabStopsšœ ˜(J–26 sp tabStopsš‘ ˜6J–26 sp tabStopsš‘˜0J–26 sp tabStopsš‘*˜:J–26 sp tabStopsš‘ ˜.J–26 sp tabStopsšœœ ˜&J–26 sp tabStopsšœœ ˜&J–26 sp tabStopsšœœ ˜,J–26 sp tabStopsšœ ˜-——J˜Jšœžœ	ž˜J˜Jšœžœž
œž
œž
œž
œž
œž
œ
ž
œ˜QJ˜Jš
œ ˜ J˜J˜Jš£€˜J˜š
œ˜Jš
œ˜Jš
œ/˜/J˜—š
œ˜Jš
œ3˜3—J˜˜Jš
œ ˜ Jš
œ7˜7JšœžœT˜Z—J˜
J˜˜	J˜!J˜—˜
Jš
œ9˜9—J˜
J˜J˜š
œ˜J˜š
œ&˜&Jš
œ	˜	Jš
œ˜Jš
œ˜Jš
œ˜——š
œ˜Jšœž˜Jšœž˜Jšœž˜šœ
œ˜ Jšœ"˜3Jšžœžœ˜;—JšžœC˜FJšœžœ
˜—J˜š
ž˜Jš
œ*˜*š
œ˜Jš
œ(˜(Jš
œ)˜)Jš
œ*˜*Jš
œ*˜*—Jš
œ˜š
œ˜Jš
œ/˜/—Jš
œ˜š
œ˜Jšœžœ˜š
œ˜Jš
œ(˜(Jš
œ@˜@Jš
œ@˜@Jš
œ@˜@—Jš
œ˜Jšœžœ'˜-—Jš
œ˜Jš
ž˜—š
ž˜J˜—š
ž˜Jš
œ˜Jšœžœ1˜7—J˜—J˜Jš€£
˜˜Jšœ 
žœžœžœzžœžœžœožœž
œžœ˜κJ˜Jšœžœ‚
˜
J˜—J˜š
€˜J˜Jšœ—žœžœ@˜δJ˜Jšœ9žœlž
œ
ž
œžœžœ%˜τ
J˜Jšœ*žœ@žœRžœžœžœžœžœ
žœ~˜ρJ˜—š
£˜J˜šœžœžœ#˜BJ˜˜)J˜Jšœ^žœΛ
˜«J˜Jšœ,žœ(˜Y—J˜š
œY˜YJ˜Jš	œλžœžœ[ž
œžœ˜‰Jšœ?žœ,˜pJ˜Jšœ6žœ,˜g———J˜š£€	£€˜J˜š	œžœžœ	žœžœ˜Dšžœžœ˜Jšžœ	˜
Jšžœ0žœ	žœ
˜F——Jš	œž
œž
œžœž
œ˜FJšœ-žœ-˜\J˜šΡbfl
›D0₯˜J˜Jš
₯;˜;J˜Jš
Ÿ>˜>Jš
Ÿ>˜>Jš
Ÿ>˜>Jš
Ÿ>˜>J˜Jš
Ÿ?˜?Jš
Ÿ?˜?Jš
Ÿ.˜.Jš
Ÿ.˜.J˜Jš
Ÿ<˜<Jš
Ÿ<˜<Jš
Ÿ.˜.Jš
Ÿ.˜.J˜Jš
Ÿ.˜.Jš
Ÿ.˜.Jš
Ÿ.˜.Jš
Ÿ.˜.J˜Jš
₯%˜%J˜Jš
ŸE˜EJš
ŸE˜EJš
Ÿ=˜=Jš
Ÿ=˜=J˜Jš
ŸG˜GJš
ŸG˜GJš
Ÿ.˜.Jš
Ÿ.˜.J˜Jš
Ÿ>˜>Jš
Ÿ>˜>Jš
Ÿ>˜>Jš
Ÿ>˜>J˜Jš
Ÿ>˜>Jš
Ÿ>˜>Jš
Ÿ.˜.Jš
Ÿ.˜.—J˜š
₯˜J˜Jš
Ÿ˜Jš
Ÿ˜Jš
Ÿ˜Jš
Ÿ˜Jš
Ÿ˜Jš
Ÿ˜Jš
Ÿ˜Jš
Ÿ˜J˜JšŸΠfk
٤
˜JšŸ§
٤
˜JšŸ§
٤
Ÿ
˜JšŸ§
٤
Ÿ
˜JšŸ§
٤
˜JšŸ§
٤
˜JšŸ§
٤
Ÿ
˜JšŸ§
٤
Ÿ
˜—J˜š
₯˜J˜šŸ§Ÿ˜šžœ˜J˜J˜J˜!J˜!—š§
Ÿ˜J˜2J˜—š§
Ÿ<˜=Jšœžœ˜J˜2——š
Ÿ˜š§œ8˜:J˜
J˜
J˜
J˜
——J˜—J˜—š€9£˜<J˜Jšœ	œ˜'J˜J˜J˜!J˜J˜1J˜1J˜J˜.J˜-J˜0J˜.J˜Jš
œ/˜/Jš
œ-˜-Jš
œ0˜0Jš
œ/˜/J˜Jš
œ2˜2Jš
œ0˜0J˜š
ŸD˜DJšŸ
§Ÿ9§
Ÿ
§
Ÿ˜JJš	Ÿ
§Ÿ§Ÿ§
Ÿ
§
Ÿ˜JJš
Ÿ
§Ÿ§Ÿ
§
٤٤
Ÿ
§
Ÿ˜JJš	Ÿ
§Ÿ§Ÿ3§
Ÿ
§
Ÿ˜JJš
Ÿ
§Ÿ§Ÿ§Ÿ§Ÿ§
Ÿ
§
Ÿ˜JJšŸ
§Ÿ§Ÿ§Ÿ§
Ÿ
§
Ÿ˜JJš	Ÿ
§Ÿ§Ÿ3§
Ÿ
§
Ÿ˜JJšŸ
§Ÿ§Ÿ§Ÿ§
Ÿ
§
Ÿ˜JJšŸ
§Ÿ§Ÿ§Ÿ§
Ÿ
§
Ÿ˜JJš
Ÿ
§Ÿ§Ÿ§Ÿ§Ÿ'§
Ÿ
§
Ÿ˜JJšŸ
§Ÿ§Ÿ§Ÿ§Ÿ§Ÿ§Ÿ§
Ÿ
§
Ÿ˜JJšŸ
§Ÿ§Ÿ§Ÿ§Ÿ§Ÿ§Ÿ
§
Ÿ
§
Ÿ˜J—J˜JšŸœ	˜JšŸœ˜J˜JšŸœ	˜JšŸœ˜J˜JšŸœ	˜JšŸœ˜J˜JšŸœ	˜JšŸœ˜J˜JšŸœ	˜JšŸœ˜J˜JšŸœ	˜JšŸœ˜J˜JšŸœ	˜JšŸœ˜J˜JšŸœ	˜JšŸœ˜JšŸœ	˜JšŸœ˜JšŸœ	˜JšŸœ˜JšŸœ˜
JšŸœ
˜
J˜JšŸœ
˜JšŸœ	˜J˜JšŸœ	˜J˜J˜JšŸœ	˜JšŸœ	˜J˜JšŸœ	˜JšŸœ	˜JšŸœ	˜JšŸœ	˜JšŸœ	˜J˜JšŸœ˜JšŸœ˜JšŸœ˜J˜JšŸœ˜JšŸœ˜J˜JšŸœ	˜JšŸœ˜JšŸœ	˜JšŸœ˜J˜J˜JšŸœ˜JšŸœ	˜J˜JšŸœ˜JšŸœ˜JšŸœ˜
JšŸœ
˜
J˜JšŸœ
˜JšŸœ	˜J˜JšŸœ	˜J˜J˜J˜JšŸœ	˜J˜JšŸœ	˜JšŸœ	˜JšŸœ	˜J˜JšŸœ˜JšŸœ˜J˜JšŸœ˜J˜JšŸœ	˜J˜JšŸœ˜J˜JšŸœ	˜J˜JšŸœ˜J˜J˜JšŸœ˜JšŸœ	˜J˜JšŸœ˜J˜JšŸœ
˜J˜JšŸœ	˜J˜JšŸœ	˜J˜—Jš
œžœTœ,œ
œ
žœžœT˜­Jšœ˜!J˜Jšœžœ
žœ
žœžœ
žœ
žœžœžœD˜Ω
J˜J˜—…—^J0