DynaBusLSpecs.tioga
Written by: Sindhu, May 22, 1986 12:55:46 pm PDT
Last Edited by:
Pradeep Sindhu June 17, 1986 2:50:28 pm PDT
DYNABUS CONSISTENCY ALGORITHM
DYNABUS CONSISTENCY ALGORITHM
DYNABUS CONSISTENCY ALGORITHM
DRAGON PROJECT — FOR INTERNAL XEROX USE ONLY
DRAGON PROJECT — FOR INTERNAL XEROX USE ONLY
DRAGON PROJECT — FOR INTERNAL XEROX USE ONLY
DynaBus Consistency Algorithm
Specification and Proof of Correctness
Release as [Indigo]<Dragon>Documentation>DynaBusConsistencyAlgorithm.tioga, .press
© Copyright 1984 Xerox Corporation. All rights reserved.
Abstract: This document specifies the algorithm used to maintain cache consistency on the DynaBus and provides a proof of its correctness. It is recommended that the reader familiarize himself with the DynaBus Logical Specifications before reading this document.
XEROX Xerox Corporation
Palo Alto Research Center
3333 Coyote Hill Road
Palo Alto, California 94304
For Internal Xerox Use Only
Contents
1. Introduction
2. Terminology
3. Definition of Consistency
4.
1. Introduction
The DynaBus cache consistency algorithm is a key piece of Dragon's memory system design. This algorithm is different from the old MBus consistency algorithm, and somewhat more complex. Given the importance of getting this algorithm right before building the hardware, I felt it necessary to specify the algorithm more carefully and to try and produce a proof of its correctness. Besides being a
This document won't make too much sense unless you have read and understood the DynaBus Logical Specifications. These specifications provide an introduction to the bus as well as an informal description of the consistency algorithm. This document