

| Cycle              | Phase |   |
|--------------------|-------|---|
| 0                  | A     | requestor: MnRq _ FALSE;  |
|                    | B     |   |
| 1                  | A     | arbiter: MnGnt _ FALSE;   |
|                    | B     |   |
| 2                  | A     | master: {Mcmd _ IOReadFlow; MAddr _ IOAddress; MnAdCycle _ FALSE} |
|                    | B     |   |
| 3                  | A     | master: MnAdCycle _ TRUE;   |
|                    | B     |   |
| w cycles<br>(w>=0) | A     | slave: MnAdCycle _ FALSE => Mcmd#Done;                            |
|                    | B     |   |
| 4+w                | A     | slave: {Mcmd _ Done; MAddr _ mumble; MnAdCycle _ FALSE}           |
|                    | B     |   |
| 5+w                | A     | master: {MnRq _ TRUE; MnAdCycle _ TRUE}                           |
|                    | B     |   |
| 6+w                | A     | arbiter: MnGnt _ TRUE;  |
|                    | B     |   |
|                    |       |   |

Figure 10. Timing for MapRef and MapRefDirty