

```
TITLE[KERNEL];
IM[ILC,0];
TOP LEVEL;
* February 1, 1980 9:20 PM
restartDiagnostic:
BEGIN:
    goto[im0];
afterKernel1:
    goto[beginKernel2];
afterKernel2:
    goto[beginKernel3];
afterKernel3:
    goto[beginKernel4];
afterKernel4:

    T_R0; * R0 SHOULD HAVE ZERO IN IT
    BRANCH[.+2,ALU=0];
    ERROR;

    T_(R1)-1; * R1 SHOULD HAVE ONE IN IT.
    BRANCH[.+2,ALU=0];
    ERROR;

    T_R1;
    T_T+(R1); * R1 SHOULD HAVE -1 IN IT;
    BRANCH[.+2,ALU=0];
    ERROR;

    T_100000C;
    T_T#(RHIGH1); * RHIGH1 SHOULD HAVE 100000B
    BRANCH[.+2, ALU=0];
    ERROR;

    T_R10; * R10 SHOULD HAVE 125252B
    BRANCH[.+2, ALU<0];
    ERROR;

    T_R01;
    DBLBRANCH[.+1, .+2, ALU<0];
    ERROR; * R01 SHOULD HAVE 52525B IN IT

    T_NOT(R01);
    T_T#(R10); * R01 SHOULD EQUAL NOT(R10);
    BRANCH[.+2,ALU=0];
    ERROR; * NOTE THIS IS NOT A COMPLETELY ACCURATE
* TEST FOR CONTENTS OF R10, R01!
    goto[done];
* CODE for midas debugging
    top level;
set[dbgTbls,100];
11: branch[11], at[dbgTbls,0];
12: noop, at[dbgTbls,1];
    branch[12], at[dbgTbls,2];
13: noop, at[dbgTbls,3];
    noop, at[dbgTbls,4];
    branch[13], at[dbgTbls,5];
14: noop, at[dbgTbls,6];
    noop, at[dbgTbls,7];
    noop, at[dbgTbls,10];
    branch[14], at[dbgTbls,11];
15: noop, at[dbgTbls,12];
    noop, at[dbgTbls,13];
    noop, at[dbgTbls,14];
    noop, at[dbgTbls,15];
    branch[15], at[dbgTbls,16];
16: noop, at[dbgTbls,17];
    noop, at[dbgTbls,20];
    noop, at[dbgTbls,21];
    noop, at[dbgTbls,22];
    noop, at[dbgTbls,23];
    branch[16], at[dbgTbls,24];
```

END;

```

* INSERT[D1ALU.MC];
* TITLE[PROG1];
* INSERT[PREAMBLE.MC];
%
May 18, 1981 11:08 AM
    Change "bypass" to save and restore values in RBase 0.  Need this because of a change in versions
of dllang.  diagnostic now uses "standard" dllang.
May 8, 1979 11:40 AM
    Add RoddByPass tests at enbd of xorBypass
March 26, 1979 10:58 AM
    Add overflow test
March 10, 1979 6:43 PM
    Add test of branch conditions when reschedule is ON.
January 18, 1979 5:23 PM
    Remove checkTaskNum, a temporary kludge that caused reschedTest to fail during task circulation.
January 9, 1979 10:44 AM
    add reschedTest
%

```

```

%
                                CONTENTS

TEST                            DESCRIPTION

(singlestep)                    Chec RM to T, T to RM movement
aluEQ0                          check the fast branch code
aluLT0                          check the fast branch code
rEven                          check the fast branch code
rGEO                            check the fast branch code
reschedTest                     check the reschedule/noreschedule fast branches
xorNoBypass                    test XOR alu op
bypass                         test bypass decision logic
xorBypass                       test XOR alu op, ALLOW BYPASS; R odd bypass test here, too.
(alu ops)                       Test various alu operations (A+1, A+B, A-1,A-B)
Carry                          Test carry fast branch
(resched+branches)             test effect of resched upon fast branches.
freezeBCtest                   Test Freeze BC function (emulator only)
overflowTest                   Test the overflow fast branch function
%

```

* September 15, 1978 10:18 AM

%

SINGLE STEP THIS CODE:

A AND B MULTIPLEXORS

The point is to determine if it is possible to move data values thru
the alu into different registers.

%

top level;

kernell:

IM0: T_RM1; *TEST ALL ONES, ALL ZEROS, ALTER. 01, 10
NOOP; * USE NOOP TO AVOID BYPASS LOGIC

IM2: RSCR_T;
NOOP;

IM4: T_R0; * TEST 0
NOOP;

IM6: RSCR _ T;
NOOP;

* NOW MOVE IT THRU A MUX

IM14: T_A_RM1; * TEST ALL ONES
NOOP;

IM16: RSCR _A_ T;
NOOP;

IM20: T_A_R0; * TEST ALL ZEROS
NOOP;

IM22: RSCR_ A_T;

* CHECK B MUX THRU FF FIELD: SINGLE STEP THIS CODE

IM23: T_B0; * check that FF,0 works

IM24: T_77400C;

IM25: T_B15; * check that 0,FF works

IM26: T_376C;

* September 15, 1978 10:19 AM

%

END SINGLE STEPPING !!!

GIVEN SIMPLE A AND B PATHS, VALIDATE:

RESULT=0

RESULT<0

R>=0

R EVEN

CNT=0&+1

%

% TEST ALU=0 BY CHECKING EVERY BIT IN THE WORD: GET CONSTANTS FROM
FF AND CHECK THEM FOR =0. USE BYPASS LOGIC!!

These tests assume that there is no difference between amux source and bmux source for fast branches.
ACTUALLY, the initial set of tests will check amux
sources too!

T contains the value received.

%

aluEq0FF:

t_B0;

skpUnless[ALU=0],rscr_(A_t);

* check it thru Amux

error;

* Thinks bit0 is zero

skpUnless[ALU=0];

error;

* Thinks bit0 is zero

t_B1;

skpUnless[ALU=0],rscr_(A_t);

* check it thru Amux

aluEq0FFB1:

error;

* Thinks bit1 is zero

skpUnless[ALU=0];

error;

* Thinks bit1 is zero

noop;

*here for placement.

t_B2;

skpUnless[ALU=0],rscr_(A_t);

* check it thru Amux

aluEq0FFB2:

error;

* Thinks bit2 is zero

skpUnless[ALU=0];

error;

* Thinks bit2 is zero

t_B3;

skpUnless[ALU=0],rscr_(A_t);

* check it thru Amux

error;

* Thinks bit3 is zero

skpUnless[ALU=0];

error;

* Thinks bit3 is zero

t_B4;

skpUnless[ALU=0], rscr_(A_t);

* check it thru Amux

aluEq0FFB4:

error;

* Thinks bit4 is zero

skpUnless[ALU=0];

error;

* Thinks bit4 is zero

t_B5;

skpUnless[ALU=0], rscr_(A_t);

* check it thru Amux

error;

* Thinks bit5 is zero

skpUnless[ALU=0];

error;

* Thinks bit5 is zero

noop;

* here for placement.

t_B6;

skpUnless[ALU=0], rscr_(A_t);

* check it thru Amux

aluEq0FFB6:

error;

* Thinks bit6 is zero

skpUnless[ALU=0];

error;

* Thinks bit6 is zero

```

t_B7;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
error;                                  * Thinks bit7 is zero
skpUnless[ALU=0];
error;                                  * Thinks bit7 is zero

t_B8;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
aluEq0FFB8:
error;                                  * Thinks bit8 is zero
skpUnless[ALU=0];
error;                                  * Thinks bit8 is zero

t_B9;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
error;                                  * Thinks bit9 is zero
skpUnless[ALU=0];
error;                                  * Thinks bit9 is zero

noop;                                    * here for placement.
t_B10;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
aluEq0FFB10:
error;                                  * Thinks bit10 is zero
skpUnless[ALU=0];
error;                                  * Thinks bit10 is zero

t_B11;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
error;                                  * Thinks bit11 is zero
skpUnless[ALU=0];
error;                                  * Thinks bit11 is zero

t_B12;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
aluEq0FFB12:
error;                                  * Thinks bit12 is zero
skpUnless[ALU=0];
error;                                  * Thinks bit12 is zero

t_B13;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
error;                                  * Thinks bit13 is zero
skpUnless[ALU=0];
error;                                  * Thinks bit13 is zero

noop;                                    * here for placement.
t_B14;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
aluEq0FFB14:
error;                                  * Thinks bit14 is zero
rscr_(A_t);                             * check it thru Amux
skpUnless[ALU=0];
error;                                  * Thinks bit14 is zero

t_B15;
skpUnless[ALU=0], rscr_(A_t);          * check it thru Amux
error;                                  * Thinks bit15 is zero
skpUnless[ALU=0];
error;                                  * Thinks bit15 is zero

```

```

%
TEST ALU=0 BY PASSAGE THRU RM AND PASSAGE THRU T

```

For all the alu=0 tests, an error implies the wrong branch was taken.
The known values in RM are used to test the branch

AVOID BYPASS LOGIC!

```

%
```

```
aluEq0RT:
  t_r0;
  skipif[alu=0];
  error; * Thinks r0 is zero
  rscr_t;
  skipif[alu=0],t_r1;
  error;

  skipUnless[alu=0];
  error; * Thinks r1 is zero
  rscr_t;
  skipUnless[alu=0],t_rml;
  error;

aluEq0RTM1:
  skipUnless[alu=0];
  error; * Thinks rml is zero
  rscr_t;
  skipUnless[alu=0],t_r1;
  error;

  skipUnless[alu=0];
  error; * Thinks r1 is zero
  rscr_t;
  skipUnless[alu=0],t_r01;
  error;

aluEq0RT01:
  skipUnless[alu=0];
  error; * Thinks r01 is zero
  rscr_t;
  skipUnless[alu=0],t_r10;
  error;

  skipUnless[alu=0];
  error; * Thinks r10 is zero
  rscr_t;
  skipUnless[alu=0],t_rhigh1;
  error;

  skipUnless[alu=0];
  error; * Thinks rhigh1 is zero
  rscr_t;
  skipUnless[alu=0];
  error;
```

%

TEST RESULT <0

For all the alu<0 tests, an error implies the wrong branch was taken.
The known values in RM are used to test the branch

AVOID BYPASS LOGIC

%

```

aluL0RT:
    t_rhigh1;
    skipif[alu<0];
    error;                                * Thinks rhigh1 >=0
    rscr_t;
    skipif[alu<0];
    error;                                * Thinks T (=RIGH1) >=0

    t_r10;
    skipif[alu<0];
aluL0RT10:
    error;                                * Thinks r10 >= 0
    rscr_t;
    skipif[alu<0];
    error;                                * Thinks T (=r10) >=0

    t_r1;
    skipUnless[alu<0];
aluL0RT1:
    error;                                * Thinks r1<0
    rscr_t;
    skipUnless[alu<0];
    error;                                * Thinks T (=r1) >=0

    t_r01;
    skipUnless[alu<0];
aluL0RT01:
    error;                                * Thinks r10 >= 0
    rscr_t;
    skipUnless[alu<0];
    error;                                * Thinks T (=r10) >=0

```

* TEST FOR RESULT EVEN

```

rEven:
    skipif[r even], t_r0;
    error;                                * thinks r0 odd

    skipUnless[r even], t_r1;
    error;                                * Thinks r1 EVEN

    skipif[r even], t_rhigh1;
    error;                                * Thinks rhigh1 ODD

    skipUnless[r even], t_r01;
    error;                                * Thinks r01 EVEN

    skipif[r even], t_r10;
    error;                                * Thinks r10 ODD

rGEO:
    skipif[r >=0], t_r1;
    error;                                * Thinks r1 <0

    skipif[r>=0], t_r01;
    error;                                * Thinks r01 <0

    skipif[r>=0], t_r0;
    error;                                * Thinks r0 <0

    skipUnless[r>=0], t_rm1;

```



```
error;                                * Thinks RM1>=0
skpUnless[r>=0],t_rhigh1;            * Thinks rhigh1 >=0
error;
```

* January 9, 1979 10:42 AM

%

reschedTest

Set and clear resched; see if we can branch on its value.

%

reschedTest:

call[checkTaskNum], t_t-t;
skpif[ALU=0];
branch[afterResched];

noreschedule[];
skpif[reschedule'];

reschedErr1:

error;

* we just cleared resched, yet
* branch condition thinks it is set.

reschedule[];
skpif[reschedule];

reschedErr2:

error;
noreschedule[];

* we just set resched, yet the
* branch condition doesn't realize it.

afterResched:

%

September 15, 1978 10:56 AM
 TEST XOR USING ALU=0. USE NOOP TO AVOID BYPASS.

Generally, T _ RSCR_ someFFconstant;
 T _ T#(RSCR)
 IF T is non zero, there was an error: one bits in T indicate
 the problem.

%

xorNoBypass:

```
t_(rscr)_B0;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B0 xor (RSCR) ) NE 0
```

```
t_(rscr)_B1;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B1 xor (RSCR) ) NE 0
```

xorNoBypassB2:

```
t_(rscr)_B2;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B2 xor (RSCR) ) NE 0
```

```
t_(rscr)_B3;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B3 xor (RSCR) ) NE 0
```

```
t_(rscr)_B4;
noop; t_t#(rscr);
skpif[alu=0];
```

xorNoBypassB4:

```
error; * (T _ B4 xor (RSCR) ) NE 0
```

```
t_(rscr)_B5;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B5 xor (RSCR) ) NE 0
```

xorNoBypassB6:

```
t_(rscr)_B6;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B6 xor (RSCR) ) NE 0
```

```
t_(rscr)_B7;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B7 xor (RSCR) ) NE 0
```

xorNoBypassB8:

```
t_(rscr)_B8;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B8 xor (RSCR) ) NE 0
```

```
t_(rscr)_B9;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B9 xor (RSCR) ) NE 0
```

xorNoBypassB10:

```
t_(rscr)_B10;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B8 xor (RSCR) ) NE 0
```

```
t_(rscr)_B11;
noop; t_t#(rscr);
skpif[alu=0];
error; * (T _ B10 xor (RSCR) ) NE 0

t_(rscr)_B12;
noop;t_t#(rscr);
skpif[alu=0];
xorNoBypassB12:
error; * (T _ B12 xor (RSCR) ) NE 0

t_(rscr)_B13;
noop;t_t#(rscr);
skpif[alu=0];
error; * (T _ B13 xor (RSCR) ) NE 0

xorNoBypassB14:
t_(rscr)_B14;
noop;t_t#(rscr);
skpif[alu=0];
error; * (T _ B14 xor (RSCR) ) NE 0

t_(rscr)_B15;
noop;t_t#(rscr);
skpif[alu=0];
error; * (T _ B15 xor (RSCR) ) NE 0
```

* May 18, 1981 11:12 AM

% **bypass**

This code checks the decision portion of the bypass circuitry. There are at least two different issues associated with bypass: 1) should a bypass be done, and 2) do the bypass data paths work. This test addresses point 1.

%

rvrel[rmx10, 10];

bypass:

RBASE _ 0s;

q_ rmx0;

t_rmx0_cml;

rmx0_t-t;

t_rmx0;

skpif[alu=0], rmx0_q;

bypassErr0:

error;

* this is the old, stable version

* this is the new version

* should use bypassed version of rmx0

* RESTORE rmx0 here.

* bypass associated w/ rm addr 0 doesn't

* seem to work

q_ rmx1;

t_rmx1_cml;

rmx1_t-t;

t_rmx1;

skpif[alu=0], rmx1_q;

bypassErr1:

error;

* this is the old, stable version

* this is the new version

* should use bypassed version of rmx1

* RESTORE rmx1 here.

* bypass associated w/ rm addr 1 doesn't

* seem to work

q_ rmx2;

t_rmx2_cml;

rmx2_t-t;

t_rmx2;

skpif[alu=0], rmx2_q;

bypassErr2:

error;

* this is the old, stable version

* this is the new version

* should use bypassed version of rmx2

* RESTORE rmx2 here.

* bypass associated w/ rm addr 2 doesn't

* seem to work

q_ rmx4;

t_rmx4_cml;

rmx4_t-t;

t_rmx4;

skpif[alu=0], rmx4_q;

bypassErr4:

error;

* this is the old, stable version

* this is the new version

* should use bypassed version of rmx4

* RESTORE rmx4 here.

* bypass associated w/ rm addr 4 doesn't

* seem to work

q_ rmx10;

t_rmx10_cml;

rmx10_t-t;

t_rmx10;

skpif[alu=0], rmx10_q;

bypassErr10:

error;

* this is the old, stable version

* this is the new version

* should use bypassed version of rmx10

* RESTORE rmx10 here.

* bypass associated w/ rm addr 10 doesn't

* seem to work

%

This section of the test works by changing Rbase.

%

RBASE _ 2s;

t_rmx0_cml;

rmx0_t-t;

t_rmx0;

skpif[alu=0];

bypassErr20:

error;

* this is the old, stable version

* this is the new version

* should use bypassed version of rmx0

* bypass associated w/ rm addr 20 doesn't

* seem to work

RBASE _ 4s;

t_rmx0_cml;

rmx0_t-t;

t_rmx0;

skpif[alu=0];

bypassErr40:

error;

* this is the old, stable version

* this is the new version

* should use bypassed version of rmx0

* bypass associated w/ rm addr 40 doesn't

* seem to work

RBASE _ 10s;

t_rmx0_cml;

rmx0_t-t;

t_rmx0;

skpif[alu=0];

* this is the old, stable version

* this is the new version

* should use bypassed version of rmx0

bypassErr100:
error;

* bypass associated w/ rm addr 100 doesn't
* seem to work

RBASE _ rbase[defaultRegion];

%

August 30, 1977 6:29 PM
 TEST XOR USING ALU=0.

Generally, T _ RSCR_ someFFconstant;
 T _ T#(RSCR)
 IF T is non zero, there was an error: one bits in T indicate
 the problem.

%

* TEST XOR USING ALU=0. CHECK BYPASS.

xorBypass:

t_(rscr)_B0;
 t_t#(rscr);
 skipif[ALU=0];
 error; * (T _ B0 xor (RSCR)) NE 0

t_(rscr)_B1;
 t_t#(rscr);
 skipif[ALU=0];
 error; * (T _ B1 xor (RSCR)) NE 0

t_(rscr)_B2;
 t_t#(rscr);
 skipif[ALU=0];
xorBypass2:
 error; * (T _ B2 xor (RSCR)) NE 0

t_(rscr)_B3;
 t_t#(rscr);
 skipif[ALU=0];
 error; * (T _ B3 xor (RSCR)) NE 0

t_(rscr)_B4;
 t_t#(rscr);
 skipif[ALU=0];
xorBypass4:
 error; * (T _ B4 xor (RSCR)) NE 0

t_(rscr)_B5;
 t_t#(rscr);
 skipif[ALU=0];
 error; * (T _ B5 xor (RSCR)) NE 0

t_(rscr)_B6;
 t_t#(rscr);
 skipif[ALU=0];
xorBypassB6:
 error; * (T _ B6 xor (RSCR)) NE 0

t_(rscr)_B7;
 t_t#(rscr);
 skipif[ALU=0];
 error; * (T _ B7 xor (RSCR)) NE 0

t_(rscr)_B8;
 t_t#(rscr);
 skipif[ALU=0];
xorBypassB8:
 error; * (T _ B8 xor (RSCR)) NE 0

t_(rscr)_B9;
 t_t#(rscr);
 skipif[ALU=0];
 error; * (T _ B9 xor (RSCR)) NE 0

t_(rscr)_B10;
 t_t#(rscr);
 skipif[ALU=0];
xorBypassB10:

```

error;                                * (T _ B10 xor (RSCR) ) NE 0

t_(rscr)_B11;
t_t#(rscr);
skpif[ALU=0];
error;                                * (T _ B11 xor (RSCR) ) NE 0

t_(rscr)_B12;
t_t#(rscr);
skpif[ALU=0];
xorBypassB12:
error;                                * (T _ B12 xor (RSCR) ) NE 0

t_(rscr)_B13;
t_t#(rscr);
skpif[ALU=0];
error;                                * (T _ B13 xor (RSCR) ) NE 0

t_(rscr)_B14;
t_t#(rscr);
skpif[ALU=0];
xorBypassB14:
error;                                * (T _ B14 xor (RSCR) ) NE 0

t_(rscr)_B15;
t_t#(rscr);
skpif[ALU=0];
error;                                * (T _ B15 xor (RSCR) ) NE 0

rscr _ t-t;
rscr _ 1c;
skpif[R ODD], rscr;
RoddByPassErr0:
error;                                * fast branch r odd bypass doesn't work
* Rscr has 1 in it

rscr _ t-t;
skpUnless[R ODD], rscr;
RoddByPassErr1:
error;                                * fast branch r odd bypass doesn't work.
* rscr has zero in it.

```



```

AplusBg:
    t_r1;
    t_t+(rml);          * 0=1+-1
    skipif[alu=0];
    error;

AplusBh:
    t_r01;
    t_t+(r10);
    t_t#(rml);         * -1=52525+125252
    skipif[alu=0];
    error;

AplusBi:
    t_r10;
    t_t+(r01);
    t_t#(rml);         * -1=125252+52525
    skipif[alu=0];
    error;

AplusBj:
    t_rhigh1;
    t_t+(rhigh1);     *0=100000+100000
    skipif[alu=0];
    error;

AplusBk:
    t_rhigh1;
    t_t+(rml);
    rscr_77777C;
    t_t#(rscr);        * 77777=100000+177777
    skipif[alu=0];
    error;

AplusBl:
    t_rml;
    t_t+(rhigh1);
    rscr_77777C;
    t_t#(rscr);        * 77777=177777+100000
    skipif[alu=0];
    error;
* August 9, 1977 12:30 PM
%
    TEST A-1
%

Aminus1:
    rscr_r0;
Aminus1L:          * CHECK A-1 IN A LOOP FOR ALL 16 BIT VALUES.
    t_(rscr)-1;
    t_t+1;
    t_t#(rscr);        * t_ (rscr-1+1) xor rscr
    skipif[alu=0];
    error;
    rscr_(rscr)+1;    * rscr IS LOOP CTRL
    dblBranch[. +1,Aminus1L,ALU=0];

```

```

*
%
TEST A-B
%
aMinusB:
t_r0;
t_t-(r1); * T _ 0 -1
t_t#(r1);
skpif[alu=0]; * T SHOULD HAVE BEEN -1
error;

aMinusBb:
t_r0;
t_t-(r1); * t_0 - (-1)
t_t#(r1);
skpif[alu=0]; * T SHOULD HAVE BEEN 1
error;

aMinusBc:
t_r0;
t_t-(rhigh1); * t_ 0 - (100000)
t_t#(rhigh1);
skpif[alu=0]; * T SHOULD HAVE BEEN 100000
error;

aMinusBd:
t_100C;
t_t-(r1); * t _ 100 -1
rscr_77C;
t_t#(rscr);
skpif[alu=0]; * T SHOULD HAVE BEEN 77
error;

aMinusBe:
t_rscr_17C;
t_t-(rscr); * t _ 17 - 17
t_t#(r0);
skpif[alu=0]; * T SHOULD HAVE BEEN 0
error;

aMinusBf:
t_rscr_177C;
t_t-(rscr); * t _ 177 - 177
t_t#(r0);
skpif[alu=0]; * T SHOULD HAVE BEEN 0
error;

aMinusBg:
t_rscr_377C;
t_t-(rscr); * t _ 377 - 377
t_t#(r0);
skpif[alu=0]; * T SHOULD HAVE BEEN 0
error;

aMinusBh:
t_rscr_400C;
t_t-(rscr); * t _ 400 - 400
t_t#(r0);
skpif[alu=0]; * T SHOULD HAVE BEEN 0
error;

aMinusBi:
t_rscr_777C;
t_t-(rscr); * t _ 777 - 777
t_t#(r0);
skpif[alu=0]; * T SHOULD HAVE BEEN 0
error;

aMinusBj:
t_rscr_1777C;
t_t-(rscr); * t _ 1777 - 1777
t_t#(r0);

```

```
skipif[alu=0];  
error;
```

```
* T SHOULD HAVE BEEN 0
```

* January 18, 1979 5:24 PM

%

TEST FAST BRANCH CONDITION: CARRY

FIRST TEST WHEN WE KNOW THERE IS NO CARRY, THEN TRY TO
GENERATE A CARRY AND BRANCH ON IT. NOTE: THIS CODE DEPENDS UPON
THE ALU FUNCTIONS PLUS AND MINUS WORKING.

%

carryNo:

```
t_(r0)+(r0);
skpUnless[carry];
error;                                * r0 + r0 SHOULD NOT CAUSE CARRY
```

carryNob:

```
t_rml;
t_t+(r0);
skpUnless[carry];
error;                                * rml + r0 SHOULD NOT CAUSE CARRY
```

carryNoc:

```
t_r10;
t_t+(r01);
skpUnless[carry];
error;                                * r10 + r01 SHOULD NOT CAUSE CARRY
```

carryNod:

```
t_77777C;
t_t+(r0);
skpUnless[carry];
error;                                * 77777C + r0 SHOULD NOT CAUSE CARRY
```

carryNoe:

```
t_r0;
t_t+(r1);
skpUnless[carry];
error;                                * r0 + r1 SHOULD NOT CAUSE CARRY
```

carryNof:

```
t_r01;
t_t-(r10);
skpUnless[carry];
error;                                * r01 - r10 SHOULD NOT CAUSE CARRY
```

carryNog:

```
t_r0;
t_t-(r10);
skpUnless[carry];
error;                                * r0 + r10 SHOULD NOT CAUSE CARRY
```

* NOW TRY SOMETHINGS THAT SHOULD GENERATE A CARRY

carryYes:

```
t_rml;
t_t-(r1);
skpif[carry];
error;                                * -1 -(+1) SHOULD CAUSE CARRY
```

carryYesb:

```
t_rml;
t_t+(rhigh1);
skpif[carry];
error;                                * -1 + 100000 SHOULD CAUSE CARRY
```

carryYesc:

```
t_rml;
t_t+(r1);
skpif[carry];
error;                                * -1 + 1 SHOULD CAUSE CARRY
```

carryYesd:

```
t_rhigh1;
t_t-(r01);
```

```

    skipif[carry];
    error;
    * 100000 - r01 SHOULD CAUSE CARRY

carryYese:
    t_rhigh1;
    t_t+(rhigh1);
    skipif[carry];
    error;
    * 100000 + 100000 SHOULD CAUSE CARRY

* NOW COMPLICATE THINGS INTERLEAVING ALU OPS W/ TESTS

carryOps:
    t_r0;
    t_t-(r1);
    skipUnless[carry],t_t+(rml);
    error;
    * t_0-1
    * t_-1+-1
    * 0-1 SHOULD NOT CAUSE CARRY

carryOpsb:
    skipif[carry], t_t+(rhigh1);
    error;
    * T_-2+100000
    * -1+-1 SHOULD CAUSE CARRY

carryOpsc:
    skipif[carry],t_t+(rhigh1);
    error;
    * t_ 77776 + 100000
    * -2 + 100000 SHOULD CAUSE CARRY

carryOpsd:
    skipUnless[carry];
    error;
    * 77776 + 100000 SHOULD NOT CAUSE CARRY

carryOpse:
    t_rml;
    t_t-(r1);
    skipif[carry],t_t-(r01);
    error;
    * t_-1-(+1)
    * t_-2 -r01
    * -1-1 SHOULD CAUSE CARRY

carryOpsf:
    skipif[carry];
    error;
    reschedule;
    * 177776 - 52525 SHOULD CAUSE CARRY

```

```

* March 10, 1979 6:42 PM
* test the branch conditions when reschedule is ON
  t_r0;
  t_t-(r1);
  skipUnless[carry],t_t+(rml);
  error;
carryOpsRb:
  skipif[carry], t_t+(rhigh1);
  error;

carryOpsRc:
  skipif[carry],t_t+(rhigh1);
  error;

carryOpsRd:
  skipUnless[carry];
  error;

carryOpsRe:
  t_rml;
  t_t-(r1);
  skipif[carry],t_t-(r01);
  error;

carryOpsRf:
  skipif[carry];
  error;

  t_r0;
  skipif[ALU=0];
rescheq0br:
  error;
  t_r1;
  skipif[ALU#0];
reschne0br:
  error;
  skipif[r even], B_r0;
reschevenbr:
  error;
  skipif[r odd], B_r1;
reschoddbr:
  error;
  t_rhigh1;
  skipif[alu<0];
reschlt0br:
  error;
  t_r0;
  skipif[alu>=0];
reschge0br:
  error;

  noreschedule;

```

```

* t_0-1
* t_-1+-1
* 0-1 SHOULD NOT CAUSE CARRY

* T_- -2+100000
* -1+-1 SHOULD CAUSE CARRY

* t_ 77776 + 100000
* -2 + 100000 SHOULD CAUSE CARRY

* 77776 + 100000 SHOULD NOT CAUSE CARRY

* t_ -1-(+1)
* t_ -2 -r01
* -1-1 SHOULD CAUSE CARRY

* 177776 - 52525 SHOULD CAUSE CARRY

```

* September 15, 1978 11:38 AM

%

TEST FREEZEBC FUNCTION

Generate the two different branch conditions and freeze them. Force the carry to be explicitly different, see if the frozen branch is still there. Unfreeze and make sure the expected results happen.

%

freezeBCtest:

```
t_rml;
t_t+(r1); * t_ 0 _ -1+1 (SHOULD CAUSE carry)
skpif[carry],t_t+(r1),freezeBC; * FREEZE[carry=1]
error;
```

* carry WAS FROZEN. CONTINUE THAT WAY (carry_1, RESULT_0)

freezeBC1a:

```
skpif[alu=0],freezeBC; * ( result was ZERO)
error;
```

```
t_(rml)+(rml),freezeBC; * Would normally CAUSE RESULT <0
skpif[alu>=0],freezeBC; * ( result was ZERO)
error;
```

freezeBC1b:

```
t_(r1)+(r1),freezeBC; * t_ 0+1 (carry Would NORMALLY BE ZERO)
skpif[carry],freezeBC;
error;
```

```
t_tAND(rml),freezeBC; * t_1 and -1 (TEST IT A FEW MORE TIMES)
skpif[carry],freezeBC;
error; * carry SHOULD HAVE BEEN 1
```

freezeBC1c:

```
t_t+(r0),freezeBC; * t_1+0
skpif[carry],freezeBC;
error; * carry SHOULD HAVE BEEN 1
```

* ALLOW A NEW alu RESULT CONDITION, KEEP carry THE SAME(carry=1, RESULT=77777)

freezeBC2a:

```
t_rml,freezeBC;
t_t+(rhigh1); * carry_1, RESULT_77777
t_(r0)+(r0),freezeBC;
skpif[alu#0],freezeBC; * result was 77777
error;
```

freezeBC2b:

```
t_t+(r0),freezeBC; * Would normally ZERO carry
skpif[carry],freezeBC; * carry SHOULD BE ONE
error;
```

freezeBC2c:

```
t_rml,freezeBC;
t_t+(r0),freezeBC;
skpif[alu>=0],freezeBC; * result was 77777
error;
```

* FORCE carry_0, RESULT_0

```
t_r0,freezeBC;
t_t+(r0); * t_0+0 (SHOULD CAUSE carry_0, RESULT_0)
t_(rhigh1)+(rhigh1),freezeBC; * Would NORMALLY CAUSE carry_1
```

freezeBC3a:

```
skpUnless[carry],freezeBC; * FREEZE IT AT ZERO
error; * EXPECTED 0 carry GOT 1 carry
```

```
t_(r1)+(r1),freezeBC;
skpif[alu=0],freezeBC; * test it again just to see
error;
```

freezeBC3b:

```
t_(rml)+(rml),freezeBC;
```



```
    skipif[alu>=0],freezeBC; * test it again just to see
    error;

* FORCE carry_0, RESULT _ -1
  t_(rml)+(rml);
  t_t+(r1); * -2+1 ==> carry_0, RESULT_-1

freezeBC4a:
  t_t+(r1),freezeBC; * -1+1 Would normally CAUSE carry_1
  skipUnless[carry],freezeBC;
  error;

freezeBC4b:
  t_(r1)+(r1),freezeBC; *Would normally CAUSE alu>=0
  skipUnless[alu>=0],freezeBC;
  error;

freezeBC4c:
  skipUnless[alu=0];
  error;
```

* March 26, 1979 11:04 AM

overflowTest

Perform an exhaustive test of the overflow condition. Even though we expect the arithmetic result of RM+T to be identical to T+RM, we test all possible combinations since the arithmetic gets implemented inside a rather complicated chip.

The tables below show the aluA and aluB inputs, and the carry out values for b0, b1. Notice the contents of the table are not the sum of a,b, but the carry out values. The subtraction table shows the original input for B and then its converted value after the number gets converted to a twos complement value (the chip converts it to the twos complement form, then adds).

For Addition

B input=	00	01	10	11
A input				
00	00	00	00	00
01	00	01	00	11
10	00	00	10	10
11	00	11	10	11

Notice these values represent the carry out values for b0,b1 during addition. They presume carry-in to b1 is zero

```
mc[x01, 40000];
mc[x10, 100000];
mc[x11, 140000];
```

overflowTest:

```

    t _ t-t;
    t _ t + t;
    skipif[overflow'];
overflErr0: * 0+0 should not cause overflow
    error;
    t_t-t;
    t_t+(x01);
    skipif[overflow'];
overflErr1: * see 0 + 01 entry
    error;
    t _ t-t;
    t _ t + (x10);
    skipif[overflow'];
overflErr2: * see 0 + 10 entry
    error;
    t_t-t;
    t_t+(x11);
    skipif[overflow'];
overflerr3: * see 0 + 11 entry
    error;
    t_rscr_x01;
    t _ t + (0c);
    skipif[overflow'];
overflErr4: * see 01 + 0 entry
    error;
    t_rscr;
    t _ t + (x01);
    skipif[overflow];
overflErr5: * FIRST TRY FOR OVERFLOW
    * see 01 + 01 entry
    error;
    t_rscr;
    t _ t + (x10);
    skipif[overflow'];
overFLerr6: * see 01 + 10 entry
    error;
    t_rscr;
    t_t+(x11);
    skipif[overflow'];
overflErr7: * see 01 + 11 entry
    error;

    t_rscr_x10;
    t _ t + (0c);
    skipif[overflow'];
overflErr10: * see 10 + 0 entry
    error;
    t_rscr;
    t _ t + (x01);
    skipif[overflow'];
```

```
overflErr11:                * see 10 + 01 entry
    error;
    t_rscr;
    t _ t + (x10);
    skipif[overflow];
overfLerr12:                * see 10 + 10 entry
    error;
    t_rscr;
    t_t+(x11);
    skipif[overflow];
overflErr13:                * see 10 + 11 entry
    error;

    t_rscr_x11;                * keep x11 in rscr for a while
    t _ t + (0c);
    skipif[overflow'];
overflErr14:                * see 11 + 0 entry
    error;
    t_rscr;
    t _ t + (x01);
    skipif[overflow'];
overflErr15:                * see 11 + 01 entry
    error;
    t_rscr;
    t _ t + (x10);
    skipif[overflow];
overFLerr16:                * see 11 + 10 entry
    error;
    t_rscr;
    t_t+(x11);
    skipif[overflow'];
overflErr17:                * see 11 + 11 entry
    error;
goto[afterKernell];
```

```
* INSERT[D1ALU.MC];
* TITLE[KERNEL2];
* INSERT[PREAMBLE.MC];
top level;
beginKernel2:
%
                                January 20, 1978 3:13 PM
%
%
TEST                            CONTENTS
cntRW                            read and write CNT
cntFFrw                          read and write CNT, load from FF
cntFcn                          test CNT=0&+1 fast branch
NotAtest                        test alu op, NOT A
NotBtest                        test alu op, NOT B
AandBtest                      test alu op, A AND B
AorBtest                        test alu op, A OR B
LINKRW                          read and write LINK
callTest                        global and local subroutine calls
QtestRW                         read and write Q, q lsh 1, q rsh 1
tioaTest                        load and read tioa from FF and from bmux
STKPttestRW                    read and write STKP, perform TIOA&STKP
rstkTest0                      write different RM address from one read
%
%
January 18, 1979 2:07 PM
                                Add tioaTest
%
```

* October 19, 1978 5:22 PM

%

TEST ALL THE BITS IN CNT: REMEMBER THAT CNT CAN BE LOADED FROM
BOTH B AND FF.

%

```

cntRW:
    t _ cnt _ r0;          * test loading cnt w/ 0
    rscr _ cnt;           * t _ bits read from cnt # expected bits
    t _ t # (rscr);
    skipif[ALU=0];

cntErr1:                * t = bad bits, rscr = expected
    error;                * value of cnt

    t _ cnt _ rml;       * test loading cnt w/ -1
    rscr _ cnt;
    t _ t # (rscr);     * t _ bits read from cnt # expected bits
    skipif[ALU=0];

cntErr2:                * t = bad bits, rscr = expected
    error;                * value of cnt

    t _ cnt _ r0l;       * test loading cnt w/ alternating 01
    rscr _ cnt;
    t _ t # (rscr);     * t _ bits read from cnt # expected bits
    skipif[ALU=0];

cntErr3:                * t = bad bits, rscr = expected
    error;                * value of cnt

    t _ cnt _ r10;       * test loading cnt w/ alternating 10
    rscr _ cnt;
    t _ t # (rscr);     * t _ bits read from cnt # expected bits
    skipif[ALU=0];

cntErr4:                * t = bad bits, rscr = expected
    error;                * value of cnt

```

* October 19, 1978 8:33 PM

```

cntFFrw:                * TEST FF BITS FOR LOADING cnt
    cnt_1s;
    t_cnt;
    t_t#(r1);           * we set it to 1; check the val.
    skipif[ALU=0];
cntFFrw1:                * t=bad bits, 1=expected value
    error;

    cnt _ 2s;
    t_cnt;
    t _ t # (2c);
    skipif[ALU=0];
cntFFrw2:                * t = bad bits, 2 = expected value
    error;

    cnt _ 4s;
    t _ cnt;
    t _ t # (4c);
    skipif[ALU=0];
cntFFrw3:                * t = bad bits, 4 = expected
    error;

    cnt _ 10s;
    t _ cnt;
    t _ t # (10c);
    skipif[ALU=0];
cntFFrw4:                * t = bad bits, 10c = expected
    error;

```

* October 30, 1978 1:54 PM

%

TEST cnt BY LOOPING FOR ALL VALUES OF cnt
AT POINTS TESTED, cnt AND rscr SHOULD BE EQUAL.

```

rscr_cnt_-1;                                -- test cnt for maximum iterations
WHILE cnt NE 0 DO
  cnt_cnt-1;
  IF rscr=0 THEN ERROR;
  rscr_rscr-1;
  ENDLOOP;
IF rscr NE 0 THEN ERROR
%
cntFcn:
  t _ rscr_cml;                             * t _ rscr _ initial value into cnt
  cnt_t;                                     * cnt _ initial value

cntFcnIL:
  branch[cntFcnXitIL, cnt=0&-1], PD _ rscr;
  skipUnless[ALU=0], PD_rscr;
cntFcnErr1:                               * value of rscr suggests we
  error;                                    * should have exited
  branch[cntFcnIL], rscr_(rscr)-1;
cntFcnXitIL:
  skipif[ALU=0];
cntFcnErr2:                               * rscr#0. value of rscr suggests we
  error;                                    * should not have exited.

  cnt _ r0;                                 * test cnt for initial value = zero
  skipif[cnt=0&-1];
cntFcnErr3:                               * didn't notice first value we loaded
  error;                                    * was zero

```

```
* August 31, 1977 12:48 PM
% Test not A, not B
%
```

NotAtest:

```
t_not(A_r0);
t_t#(rml);
skpif[ALU=0];
error; * ~RO # RM
```

NotAb:

```
t_not(A_rml);
t_t#(r0);
skpif[ALU=0];
error; * ~rml # r0
```

NotAc:

```
t_not(A_r01);
t_t#(r10);
skpif[ALU=0];
error; * ~r01 # r10
```

NotAd:

```
t_not(A_r10);
t_t#(r01);
skpif[ALU=0];
error; * ~r10 # r01
```

NotAe:

```
rscr_177776C;
t_not(A_r1);
t_t#(rscr);
skpif[ALU=0];
error; * ~r1 # 177776
```

NotBtest:

```
t_not(B_r0);
t_t#(rml);
skpif[ALU=0];
error; * ~RO # RM
```

NotBTestb:

```
t_not(B_rml);
t_t#(r0);
skpif[ALU=0];
error; * ~rml # r0
```

NotBTestc:

```
t_not(B_r01);
t_t#(r10);
skpif[ALU=0];
error; * ~r01 # r10
```

NotBTestd:

```
t_not(B_r10);
t_t#(r01);
skpif[ALU=0];
error; * ~r10 # r01
```

NotBTeste:

```
rscr_177776C;
t_not(B_r1);
t_t#(rscr);
skpif[ALU=0];
error; * ~r1 # 177776
```

```
%
```

```
Test A AND B
Assume a,b source dont matter. Ie.,
t_(b_t) and (a_r) =
t_(a_t) and (b_r)
```

```
%
```

```

AandBtest:
    t_rml;
    t_tAND(rml);
    t_t#(rml);
    skipif[ALU=0];
    error;
    * (rml AND rml) #rml

    t_r01;
    t_tAND(r10);
    skipif[ALU=0];
    error;
    * (r01 AND r10)

    t_r0;
    t_tAND(rml);
    skipif[ALU=0];
    error;
    * r0 AND rml

%
    Test A orB.
    Assume same as AandB test.
%
AorBtest:
    t_rml;
    t_tOR(r0);
    t_t#(rml);
    skipif[ALU=0];
    error;
    * (rml OR r0) # rml

AorBtestb:
    t_r01;
    t_tOR(r10);
    t_t#(rml);
    skipif[ALU=0];
    error;
    * (r01 OR r10) # rml

AorBtestc:
    t_rml;
    t_tOR(rml);
    t_t#(rml);
    skipif[ALU=0];
    error;
    * (rml OR rml) # rml

AorBtestd:
    t_r01;
    t_tOR(r01);
    t_t#(r01);
    skipif[ALU=0];
    error;
    * (r01 OR r01) # r01

AorBteste:
    t_r10;
    t_tOR(r10);
    t_t#(r10);
    skipif[ALU=0];
    error;
    * (r10 OR r10) # r10

AorBtestf:
    t_(r0)OR(r0);
    t_t#(r0);
    skipif[ALU=0];
    error;
    * (r0 OR r0) # r0

```


* February 17, 1978 8:51 AM

%

LINK READ/WRITE TEST + MINOR TEST OF CALL

FOR I IN[0..7777B] DO

LINK_I;

CHECK_LINK;

CHECK _ BITAND[CHECK,7777B];

IF CHECK NE LINK THEN ERROR;

ENDLOOP;

minor test of LINK, call

%

linkRW:

rscr_7777C;

* BEGIN W/ MAX LINK VALUE & COUNT DOWN

linkL:

link _ rscr;

t _ link;

t _ t and (77777C);

* ISOLATE 15 BITS 'CAUSE OF DMUX DATA

t_t#(rscr);

skpif[alu=0];

linkErr1:

error;

* LINK DOESN'T HAVE THE VALUE WE LOADED

rscr_(rscr)-1;

dblBranch[linkL,afterLink, alu<0];

afterLink:

```

* November 3, 1978  6:40 PM
%
  TEST Q: READ AND WRITE

  FOR I IN [0..177777B] DO
    Q_I;
    t_Q XOR I;
    IF T #0 THEN error;
  ENDLLOOP;
then test q lsh 1, q rsh 1 w/ selected values
%

QtestRW:
  rscr_r0;

QRWL:
  Q_(rscr);
  t_(A_rscr)#(B_Q);
  skipif[ALU=0];

QrwErr:
  error;
  rscr_(rscr)+1;
  dblBranch[.+1,QRWL,ALU=0];

* now check rsh1, lsh1
  q _ r0;
  q lsh 1;
  PD _ q;
  skipif[ALU=0];
qr0Lerr:
  error;
  * q _ 0 lsh 1
  * r0 lsh 1 should be zero

  q _ r01;
  q lsh 1;
  (q) # (r10);
  skipif[alu=0];
qr10Lerr:
  error;
  * q _ r01 lsh 1
  * r10 lsh1 should be r01. (zero fill)

  q _ rml;
  q lsh 1;
  t _ cm2;
  (q) # t;
  skipif[ALU=0];
qrm1Lerr:
  error;
  * -1 lsh1 w/ zero fill should be -2

  q _ rhigh1;
  q lsh 1;
  PD _ q;
  skipif[ALU=0];
qrhigh1Lerr:
  error;
  * q _ 100000B lsh 1
  * rhigh1 (100000B) lsh1 w/ zero fill should
  * zero

  q _ r0;
  q rsh 1;
  PD _ q;
  skipif[ALU=0];
qr0Rerr:
  error;
  * zero rsh1 should be zero

  q _ r10;
  q rsh 1;
  (q) # (r01);
  skipif[ALU=0];
qr10Rerr:
  error;
  * q _ r10 rsh 1
  * r10 rsh 1 w/ zero fill
  * should be r01

  q _ rml;
  q rsh 1;
  t _ 77777c;
  * q _ -1 rsh 1;

```

```
(q) # t;
skpif[ALU=0];
qrm1Rerr:
error;

q _ rhigh1;
q rsh 1;
t _ 40000C;
(q) # t;
skpif[ALU=0];
qrhigh1Rerr:
error;
```

* -1 rsh 1 w/ zero fill should be 77777B

* q _ 100000B rsh 1

* rhigh1 rsh1 should be 40000B

* January 18, 1979 1:29 PM

%

tioaTest

Test the processor's ability to read and write TIOA. Write TIOAk from both FF constants and from RM.

%

tioaTest:

```
t _ 377c;
cnt _ t;
rscr2_ t-t;
```

tioaL:

```
tioa _ rscr2;
call[getTioa];
rscr _ (rscr2) # t;
skpif[ALU=0];
```

* RSCR2 = value we load into Tioa
* rtn Tioa, still left justified, in t

tioaErr1:

```
error;
loopUntil[cnt=0&-1, tioaL], rscr2 _ (rscr2) + (b7);
```

* We wrote tioa w/ contents of rscr2, got
* back the value in t. Bad bits in rscr.
* increment rscr2

* Here are device ddeclarations to keep micro happy. We use them to set Tioa directly from FF.

```
device[dvc5, b13!]; device[dvc6, b14!]; device[dvc7, b15!];
```

```
mc[tioa.0thru4C, b0,b1,b2,b3,b4];
```

```
mc[tioa.mask, 177400];
```

```
tioa _ r0;
tioa[dvc7];
call[getTioa];
rscr _ (t) # (b7);
skpif[ALU=0];
```

* zero all the bis of tioa
* should set tioa[5:7] to 1

* only one bit should be set

tiaErr2:

```
error;
```

* tioa should be 1, (= 1 lshift 8 = 400)
* t = value of tioa, rscr = bad bits.

```
tioa[dvc6];
call[getTioa];
rscr _ t # (b6);
skpif[ALU=0];
```

* should set tioa[5:7] to 2

* tioa should be 2, (= 1 lshift 9 = 1000)

tioaErr3:

```
error;
```

* rscr = bad bits, t = tioa left justified

```
tioa[dvc5];
call[getTioa];
rscr _ t # (b5);
skpif[ALU=0];
```

* tioa should be 4 (= 1 lshift 10 = 2000)

tioaErr4:

```
error;
```

* rscr = bad bits, t = tioa left justified

```
tioa _ rml;
tioa[dvc7];
call[getTioa];
rscr _ tioa.0thru4C;
rscr _ (rscr) or (b7);
rscr _ t # (q_rscr);
skpif[ALU=0];
```

* all ones into tioa

* only should have set tioa[5:7];

* q = expected value

tioaErr5:

```
error;
```

```
expected value
```

* t = tioa, left justified; rscr = bad bits, q =

```
tioa[dvc6];
call[getTioa];
rscr _ tioa.0thru4C;
rscr _ (rscr) or (b6);
rscr _ t # (q_rscr);
skpif[ALU=0];
```

* set tioa[5:7] to 2

* only should have set tioa[5:7];

* q = expected value

tioaErr6:

```
error;
```

* q = expected value

* t = tioa, left justified; rscr = bad bits

```
tioa[dvc5];
call[getTioa];
rscr _ tioa.0thru4C;
rscr _ (rscr) or (b5);
rscr _ t # (q_rscr);
skpif[ALU=0];
```

* set tioa[5:7] to 4

* only should have set tioa[5:7];

* q = expected value

tioaErr7:

* q = expected value

```
error;                                * t = tioa, left justified; rscr = bad bits

branch[afterTioa];
getTioa: subroutine;
t _ TIOA&STKP;
return, t _ t and (177400C);          * isolate left byte
top level;

afterTioa:
```

* October 19, 1978 8:54 PM

%

```
TEST STKP: READ AND WRITE

FOR I IN[0..377B] DO
  STKP_I;
  t_TIOA&STKP[]
  t_t and (stkpMask);
  t_t XOR I;
  IF T # 0 THEN error;
ENDLOOP;
```

%

STKPttestRW:

```
t_r0;
rscr_t;
rscr2 _ t_377C;
cnt_t;
```

* rscr = values loaded into stackp
* MASK TO ISOLATE STACKP
* mask just happens to be count, too

stkpL:

```
STKP_rscr;
t _ (TIOA&STKP);
t_t AND (rscr2);
t_t#(rscr);
skpif[ALU=0];
```

* LOAD STKP FROM rscr
* READ AND MASK THE VALUE

stkpErr:

```
error;
dblBranch[.+1,stkpL,CNT=0&-1],rscr_(rscr)+1;
```

* error: DIDN'T READ WHAT WE LOADED

* October 26, 1978 12:03 PM

```

%
    rstkFF                                Test the FF operation that replaces rstk with a value
from the FF field during rm Writing. Test each bitpath only.
%
rstkFF:
    q _ rmx0;                               * save rmx0
    rmx0 _ t-t;                             * background test rm location w/ zero
    t _ rmx7 _ cml;                         * KEEP -1 IN RMX7, AND T
    rmx0 _ rmx7;                             * write into RM w/ rstk from FF field
    t # (rmx0);                              * compare target RM w/ expected value
    skipif[alu=0];
rstkFF0Err:                               * can't write into rstk0 w/ ff
    error;

    rmx0 _ q;                               * restore old value
    q _ rmx1;                               * save rmx1
    rmx1 _ t-t;                             * background test rm location w/ zero
    rmx1 _ rmx7;                             * write into RM w/ rstk from FF field
    t # (rmx1);                              * compare target RM w/ expected value
    skipif[ALU=0];
rstkFF1Err:                               * can't write into rstk1 w/ ff
    error;

    rmx1 _ q;                               * restore old value
    q _ rmx2;                               * save rmx2
    rmx2 _ t-t;                             * background test rm location w/ zero
    rmx2 _ rmx7;                             * write into RM w/ rstk from FF field
    t # (rmx2);                              * compare target RM w/ expected value
    skipif[ALU=0];
rstkFF2Err:                               * can't write into rstk2 w/ ff
    error;

    rmx2 _ q;                               * restore old value
    q _ rmx4;                               * save rmx4
    rmx4 _ t-t;                             * background test rm location w/ zero
    rmx4 _ rmx7;                             * write into RM w/ rstk from FF field
    t # (rmx7);                              * compare target RM w/ expected value
    skipif[ALU=0];
rstkFF4Err:                               * can't write rstk4 w/ ff
    error;

    rmx4 _ q;                               * restore old value
    q _ rmx10;                              * save rmx10
    rmx10 _ t-t;                             * background test rm location w/ zero
    rmx10 _ rmx7;                           * write into RM w/ rstk from FF field
    t # (rmx10);                             * compare target RM w/ expected value
    skipif[ALU=0];
rstkFF10Err:                             * can't write rstk10 w/ ff
    error;

    rmx10 _ q;

```

* October 26, 1978 6:14 PM

```
%
rbaseFF                                test the facility that changes the value of rbase when
rm storing occurs.
%
* sibling[FoosBrotherInRegion5, 5, foo]    * declare FoosBrotherInRegion5 as an RM
* location in rmRegion 5 with its rstk value the same as the one for foo. Eg., if foo is
* located at rm addr 17,,12 (rbase = 17, rstk = 12) then FoosBrotherInRegion5 is located
* at rm addr 5,,12
m[sibling,
    rm[#1, add[lshift[#2,4], and[17,ip[#3]]]]
];
sibling[rb0rm0, 0, rmx0]; sibling[rb1rm1, 1, rmx1]; sibling[rb2rm2, 2, rmx2];
sibling[rb4rm4, 4, rmx4]; sibling[rb10rm10, 10, rmx10];

rbaseFF:
    rbase _ rbase[defaultRegion];
    q _ rmx0;
    rb0rm0 _ t-t;
    rmx0 _ cml;
    rb0rm0 _ rmx0;
    rbase _ 0s;
    t _ rmx0, RBASE _ rbase[defaultRegion];
    t # (rmx0);
    skipif[ALU=0];
rbaseFF0Err:
    error;

    rmx0 _ q;
    q _ rmx1;
    t _ rmx1 _ cml;
    rb1rm1 _ t-t;
    rb1rm1 _ rmx1;
    RBASE _ 1s;
    t _ rmx1, RBASE _ rbase[defaultRegion];
    t # (rmx1);
    skipif[ALU=0];
rbaseFF1Err:
    error;

    rmx1 _ q;
    q _ rmx2;
    t _ rmx2 _ cml;
    rb2rm2 _ t-t;
    rb2rm2 _ rmx2;
    RBASE _ 2s;
    t _ rmx2, RBASE _ rbase[defaultRegion];
    t # (rmx2);
    skipif[ALU=0];
rbaseFF2Err:
    error;

    rmx2 _ q;
    q _ rmx4;
    t _ rmx4 _ cml;
    rb4rm4 _ t-t;
    rb4rm4 _ rmx4;
    RBASE _ 4s;
    t _ rmx4, RBASE _ rbase[defaultRegion];
    t # (rmx4);
    skipif[ALU=0];
rbaseFF4Err:
    error;

    rmx4 _ q;
    q _ rmx10;
    t _ rmx10 _ cml;
    rb10rm10 _ t-t;
    rb10rm10 _ rmx10;
    RBASE _ 10s;
    t _ rmx10, RBASE _ rbase[defaultRegion];
    t # (rmx10);

* save current value for "source" rm
* zero "destination" rm
* t _ "source rm" _ -1
* "destin" rm (different rbase)_ source rm
* check the result. First fetch the value in
* the destination rm, then compare it to
* the source rm. An error means we didn't
* succeed in writing rm with rbase_0 from
* ff field. t = real val, rmx0=expected val.

* restore old value
* save current value for "source" rm
* t _ "source rm" _ -1
* zero "destination" rm
* "destin" rm (different rbase)_ source rm
* check the result. First fetch the value in
* the destination rm, then compare it to
* the source rm. An error means we didn't
* succeed in writing rm with rbase_0 from
* ff field. t = real val, rmx0=expected val.

* restore old value
* save current value for "source" rm
* t _ "source rm" _ -1
* zero "destination" rm
* "destin" rm (different rbase)_ source rm
* check the result. First fetch the value in
* the destination rm, then compare it to
* the source rm. An error means we didn't
* succeed in writing rm with rbase_0 from
* ff field. t = real val, rmx0=expected val.

* restore old value
* save current value for "source" rm
* t _ "source rm" _ -1
* zero "destination" rm
* "destin" rm (different rbase)_ source rm
* check the result. First fetch the value in
* the destination rm, then compare it to
* the source rm. An error means we didn't
```



```

    skipif[ALU=0];
rbaseFF10Err:
    error;
    * succeed in writing rm with rbase_0 from
    * ff field. t = real val, rmx0=expected val.

```

```

%
Test RSTK destination function:

```

```

    FOR I IN [0..7] DO
        FOR J IN [0..7] DO
            RBASE[I]_RBASE[J];
            t_RBASE[I];
            IF T#RBASE[J] THEN error;
        ENDLOOP; ENDLOOP;

```

```

Of course, this code is "expanded" inline rather than in a loop
%

```

```

*
rstkTest0:    FOR I IN [0..7] DO RBASE[0] _ RBASE[I]; (EXCEPT FOR _RBASE[0])

```

```

    rscr_3C;
    rscr2_4C;

```

```

    Q_r0;
    t_r0_r1;
    t#(Q);
    skipUnless[ALU=0], t_t#(r0);
    error;
    skipif[ALU=0];
    error;

```

```

    t_r0_rml;
    t#(Q);
    skipUnless[ALU=0], t_t#(r0);

```

```

rstkTest02:
    error;
    skipif[ALU=0];
    error;

```

```

    t_r0_r01;
    t#(Q);
    skipUnless[ALU=0], t_t#(r0);
    error;
    skipif[ALU=0];
    error;

```

```

    t_r0_r10;
    t#(Q);
    skipUnless[ALU=0], t_t#(r0);

```

```

rstkTest04:
    error;
    skipif[ALU=0];
    error;

```

```

    t_r0_rhigh1;
    t#(Q);
    skipUnless[ALU=0], t_t#(r0);
    error;
    skipif[ALU=0];
    error;

```

```

    t_r0_rscr;
    t#(Q);
    skipUnless[ALU=0], t_t#(r0);

```

```

rstkTest06:
    error;
    skipif[ALU=0];
    error;

```

```

    t_r0_rscr2;
    t#(Q);
    skipUnless[ALU=0], t_t#(r0);

```

```

error;
skpif[ALU=0];
error;
r0_Q;

*
FOR I IN [0..7] DO RBASE[1] _ RBASE[I]; (EXCEPT FOR _RBASE[1])
rstkTest1:
  Q_r1;
  t_r1_r0;
  t#(Q);
  skpUnless[ALU=0], t_t#(r1);
  error;
  skpif[ALU=0];
  error;

  t_r1_rml;
  t#(Q);
  skpUnless[ALU=0], t_t#(r1);
rstkTest12:
  error;
  skpif[ALU=0];
  error;

  t_r1_r0l;
  t#(Q);
  skpUnless[ALU=0], t_t#(r1);
  error;
  skpif[ALU=0];
  error;

  t_r1_r10;
  t#(Q);
  skpUnless[ALU=0], t_t#(r1);
rstkTest14:
  error;
  skpif[ALU=0];
  error;

  t_r1_rhigh1;
  t#(Q);
  skpUnless[ALU=0], t_t#(r1);
  error;
  skpif[ALU=0];
  error;

  t_r1_rscr;
  t#(Q);
  skpUnless[ALU=0], t_t#(r1);
rstkTest16:
  error;
  skpif[ALU=0];
  error;

  t_r1_rscr2;
  t#(Q);
  skpUnless[ALU=0], t_t#(r1);
  error;
  skpif[ALU=0];
  error;
  r1_Q;

*
FOR I IN [0..7] DO RBASE[2] _ RBASE[I]; (EXCEPT FOR _RBASE[2])
rstkTest2:
  Q_rml;
  t_rml_r0;
  t#(Q);
  skpUnless[ALU=0], t_t#(rml);
  error;
  skpif[ALU=0];
  error;

  t_rml_r1;

```

```

t#(Q);
skpUnless[ALU=0], t_t#(rml);
rstkTest22:
error;
skpif[ALU=0];
error;

t_rml_r01;
t#(Q);
skpUnless[ALU=0], t_t#(rml);
error;
skpif[ALU=0];
error;

t_rml_r10;
t#(Q);
skpUnless[ALU=0], t_t#(rml);
rstkTest24:
error;
skpif[ALU=0];
error;

t_rml_rhigh1;
t#(Q);
skpUnless[ALU=0], t_t#(rml);
error;
skpif[ALU=0];
error;

t_rml_rscr;
t#(Q);
skpUnless[ALU=0], t_t#(rml);
rstkTest26:
error;
skpif[ALU=0];
error;

t_rml_rscr2;
t#(Q);
skpUnless[ALU=0], t_t#(rml);
error;
skpif[ALU=0];
error;
rml_Q;

*
FOR I IN [0..7] DO RBASE[3] _ RBASE[I]; (EXCEPT FOR _RBASE[3])
rstkTest3:
Q_r01;
t_r01_r0;
t#(Q);
skpUnless[ALU=0], t_t#(r01);
error;
skpif[ALU=0];
error;

t_r01_r1;
t#(Q);
skpUnless[ALU=0], t_t#(r01);
rstkTest32:
error;
skpif[ALU=0];
error;

t_r01_rml;
t#(Q);
skpUnless[ALU=0], t_t#(r01);
error;
skpif[ALU=0];
error;

t_r01_r10;
t#(Q);

```

```

                skipUnless[ALU=0], t_t#{r01};
rstkTest34:
                error;
                skipif[ALU=0];
                error;

                t_r01_rhigh1;
                t#(Q);
                skipUnless[ALU=0], t_t#{r01};
                error;
                skipif[ALU=0];
                error;

                t_r01_rscr;
                t#(Q);
                skipUnless[ALU=0], t_t#{r01};
rstkTest36:
                error;
                skipif[ALU=0];
                error;

                t_r01_rscr2;
                t#(Q);
                skipUnless[ALU=0], t_t#{r01};
                error;
                skipif[ALU=0];
                error;
                r01_Q;

*
rstkTest4:
                FOR I IN [0..7] DO RBASE[4] _ RBASE[I]; (EXCEPT FOR _RBASE[4])

                Q_r10;
                t_r10_r0;
                t#(Q);
                skipUnless[ALU=0], t_t#{r10};
                error;
                skipif[ALU=0];
                error;

                t_r10_r1;
                t#(Q);
                skipUnless[ALU=0], t_t#{r10};
rstkTest42:
                error;
                skipif[ALU=0];
                error;

                t_r10_r01;
                t#(Q);
                skipUnless[ALU=0], t_t#{r10};
                error;
                skipif[ALU=0];
                error;

                t_r10_rml;
                t#(Q);
                skipUnless[ALU=0], t_t#{r10};
rstkTest44:
                error;
                skipif[ALU=0];
                error;

                t_r10_rhigh1;
                t#(Q);
                skipUnless[ALU=0], t_t#{r10};
                error;
                skipif[ALU=0];
                error;

                t_r10_rscr;
                t#(Q);
                skipUnless[ALU=0], t_t#{r10};

```

```

rstkTest46:
    error;
    skipif[ALU=0];
    error;

    t_r10_rscr2;
    t#(Q);
    skipUnless[ALU=0], t_t#(r10);
    error;
    skipif[ALU=0];
    error;
    r10_Q;

*
rstkTest5:
    FOR I IN [0..7] DO RBASE[5] _ RBASE[I]; (EXCEPT FOR _RBASE[5])
    Q_rhigh1;
    t_rhigh1_r0;
    t#(Q);
    skipUnless[ALU=0], t_t#(rhigh1);
    error;
    skipif[ALU=0];
    error;

    t_rhigh1_r1;
    t#(Q);
    skipUnless[ALU=0], t_t#(rhigh1);

rstkTest52:
    error;
    skipif[ALU=0];
    error;

    t_rhigh1_r01;
    t#(Q);
    skipUnless[ALU=0], t_t#(rhigh1);
    error;
    skipif[ALU=0];
    error;

    t_rhigh1_r10;
    t#(Q);
    skipUnless[ALU=0], t_t#(rhigh1);

rstkTest54:
    error;
    skipif[ALU=0];
    error;

    t_rhigh1_rml;
    t#(Q);
    skipUnless[ALU=0], t_t#(rhigh1);
    error;
    skipif[ALU=0];
    error;

    t_rhigh1_rscr;
    t#(Q);
    skipUnless[ALU=0], t_t#(rhigh1);

rstkTest56:
    error;
    skipif[ALU=0];
    error;

    t_rhigh1_rscr2;
    t#(Q);
    skipUnless[ALU=0], t_t#(rhigh1);
    error;
    skipif[ALU=0];
    error;
    rhigh1_Q;

*
rstkTest6:
    FOR I IN [0..7] DO RBASE[6] _ RBASE[I]; (EXCEPT FOR _RBASE[6])
    Q_rscr;

```

```

t_rscr_r0;
t#(Q);
skpUnless[ALU=0], t_t#(rscr);
error;
skpif[ALU=0];
error;

t_rscr_r1;
t#(Q);
skpUnless[ALU=0], t_t#(rscr);
rstkTest62:
error;
skpif[ALU=0];
error;

t_rscr_r01;
t#(Q);
skpUnless[ALU=0], t_t#(rscr);
error;
skpif[ALU=0];
error;

t_rscr_r10;
t#(Q);
skpUnless[ALU=0], t_t#(rscr);
rstkTest64:
error;
skpif[ALU=0];
error;

t_rscr_rhigh1;
t#(Q);
skpUnless[ALU=0], t_t#(rscr);
error;
skpif[ALU=0];
error;

t_rscr_rml;
t#(Q);
skpUnless[ALU=0], t_t#(rscr);
rstkTest66:
error;
skpif[ALU=0];
error;

t_rscr_rscr2;
t#(Q);
skpUnless[ALU=0], t_t#(rscr);
error;
skpif[ALU=0];
error;
rscr_Q;

*
rstkTest7: FOR I IN [0..7] DO RBASE[7] _ RBASE[I]; (EXCEPT FOR _RBASE[7])

Q_rscr2;
t_rscr2_r0;
t#(Q);
skpUnless[ALU=0], t_t#(rscr2);
error;
skpif[ALU=0];
error;

t_rscr2_r1;
t#(Q);
skpUnless[ALU=0], t_t#(rscr2);
rstkTest72:
error;
skpif[ALU=0];
error;

t_rscr2_r01;

```

```
t#(Q);
skpUnless[ALU=0], t_t#(rscr2);
error;
skpif[ALU=0];
error;

t_rscr2_r10;
t#(Q);
skpUnless[ALU=0], t_t#(rscr2);
rstkTest74:
error;
skpif[ALU=0];
error;

t_rscr2_rhigh1;
t#(Q);
skpUnless[ALU=0], t_t#(rscr2);
error;
skpif[ALU=0];
error;

t_rscr2_rscr;
t#(Q);
skpUnless[ALU=0], t_t#(rscr2);
rstkTest76:
error;
skpif[ALU=0];
error;

t_rscr2_rml;
t#(Q);
skpUnless[ALU=0], t_t#(rscr2);
error;
skpif[ALU=0];
error;
rscr2_Q;

goto[afterKernel2];
```


* August 9, 1977 12:33 PM

%

```
TEST SHC: READ AND WRITE

FOR I IN[0..177777B] DO
    SHC_I;
    T_SHC XOR I;
    IF T#0 THEN ERROR;
ENDLOOP;
```

Note: Shc is a 16 bit register AND the upper three bits [0..2] are not used by the shifter!

%

SHCtestRW:

```
rscr_r0;
```

SHCRWL:

```
SHC_rscr;
t _ SHC;
t_(rscr)#(t);
branch[.+2,ALU=0];
error;
rscr_(rscr)+1;
loopUntil[ALU=0,SHCRWL];
```

% TEST THE SHIFTER

MAKE SURE THAT ALL SHIFTS WORK PROPER AMOUNT

MAKE SURE ALL MASKS WORK

MAKE SURE SHIFTS AND MASKS WORK TOGETHER

These tests work by left (or right) shifting bit15 (bit 0) 0 thru 15 times. rscr or rscr2 holds the expected value. The result is XOR'd with the expected value and those bits are placed in T. If t #0 there has been an error.

```
test order:
R shift left
T shift left
R shift right
T shift right
```

```
R T cycle left
T R cycle left
R T cycle right
T R cycle right
```

Note: The cycle tests are duplicated with the bits inverted (eg., bit15 {bit0} is zero and all other bits are one.

%

Rlsh:

```
t_r1;
rscr_t;
t_B15;
rscr _ lsh[rscr,0];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_r1;
rscr_t;
t_B14;
rscr _ lsh[rscr,1];
t_t#(rscr);
skpif[ALU=0];
error;
```

Rlsh2:

```
t_r1;
rscr_t;
t_B13;
rscr _ lsh[rscr,2];
t_t#(rscr);
skpif[ALU=0];
error;
```

```

t_r1;
rscr_t;
t_B12;
rscr _ lsh[rscr,3];
t_t#(rscr);
skpif[ALU=0];
error;

```

Rlsh4:

```

t_r1;
rscr_t;
t_B11;
rscr _ lsh[rscr,4];
t_t#(rscr);
skpif[ALU=0];
error;

```

```

t_r1;
rscr_t;
t_B10;
rscr _ lsh[rscr,5];
t_t#(rscr);
skpif[ALU=0];
error;

```

Rlsh6:

```

t_r1;
rscr_t;
t_B9;
rscr _ lsh[rscr,6];
t_t#(rscr);
skpif[ALU=0];
error;

```

```

t_r1;
rscr_t;
t_B8;
rscr _ lsh[rscr,7];
t_t#(rscr);
skpif[ALU=0];
error;

```

Rlsh8:

```

t_r1;
rscr_t;
t_B7;
rscr _ lsh[rscr,10];
t_t#(rscr);
skpif[ALU=0];
error;

```

```

t_r1;
rscr_t;
t_B6;
rscr _ lsh[rscr,11];
t_t#(rscr);
skpif[ALU=0];
error;

```

Rlsh10:

```

t_r1;
rscr_t;
t_B5;
rscr _ lsh[rscr,12];
t_t#(rscr);
skpif[ALU=0];
error;

```

```

t_r1;
rscr_t;
t_B4;

```

```
rscr _ lsh[rscr,13];  
t_t#(rscr);  
skpif[ALU=0];  
error;
```

Rlsh12:

```
t_r1;  
rscr_t;  
t_B3;  
rscr _ lsh[rscr,14];  
t_t#(rscr);  
skpif[ALU=0];  
error;
```

```
t_r1;  
rscr_t;  
t_B2;  
rscr _ lsh[rscr,15];  
t_t#(rscr);  
skpif[ALU=0];  
error;
```

Rlsh14:

```
t_r1;  
rscr_t;  
t_B1;  
rscr _ lsh[rscr,16];  
t_t#(rscr);  
skpif[ALU=0];  
error;
```

```
t_r1;  
rscr_t;  
t_RHIGH1;  
rscr _ lsh[rscr,17];  
t_t#(rscr);  
skpif[ALU=0];  
error;
```

* October 20, 1978 10:32 AM

Tlsh:

```
t_rscr_B15;
noop;
t_lsh[t,0];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_r1;
rscr_B14;
t_lsh[t,1];
t_t#(rscr);
skpif[ALU=0];
error;
```

Tlsh2:

```
t_r1;
rscr_B13;
t_lsh[t,2];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_r1;
rscr_B12;
t_lsh[t,3];
t_t#(rscr);
skpif[ALU=0];
error;
```

Tlsh4:

```
t_r1;
rscr_B11;
t_lsh[t,4];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_r1;
rscr_B10;
t_lsh[t,5];
t_t#(rscr);
skpif[ALU=0];
error;
```

Tlsh6:

```
t_r1;
rscr_B9;
t_lsh[t,6];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_r1;
rscr_B8;
t_lsh[t,7];
t_t#(rscr);
skpif[ALU=0];
error;
```

Tlsh8:

```
t_r1;
rscr_B7;
t_lsh[t,10];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_r1;
rscr_B6;
```

```
t_lsh[t,11];
t_t#(rscr);
skpif[ALU=0];
error;

Tlsh10:
t_r1;
rscr_B5;
t_lsh[t,12];
t_t#(rscr);
skpif[ALU=0];
error;

t_r1;
rscr_B4;
t_lsh[t,13];
t_t#(rscr);
skpif[ALU=0];
error;

Tlsh12:
t_r1;
rscr_B3;
t_lsh[t,14];
t_t#(rscr);
skpif[ALU=0];
error;

t_r1;
rscr_B2;
t_lsh[t,15];
t_t#(rscr);
skpif[ALU=0];
error;

Tlsh14:
t_r1;
rscr_B1;
t_lsh[t,16];
t_t#(rscr);
skpif[ALU=0];
error;

t_r1;
rscr_RHIGH1;
t_lsh[t,17];
t_t#(rscr);
skpif[ALU=0];
error;
```

* October 20, 1978 10:12 AM

%

KEEP 100000 IN Q FOR THESE TESTS !!!

%

Rrsh:

```

Q_RHIGH1;
GOTO[Rrsh1];
rscr_Q;
t_RHIGH1;
rscr _ rsh[rscr,0];
t_t#[rscr];
skpif[ALU=0];
error;

```

* Temporary EXPEDIENT

Rrsh1:

```

rscr_Q;
t_B1;
rscr _ rsh[rscr,1];
t_t#[rscr];
skpif[ALU=0];
error;

```

Rrsh2:

```

rscr_Q;
t_B2;
rscr _ rsh[rscr,2];
t_t#[rscr];
skpif[ALU=0];
error;

```

```

rscr_Q;
t_B3;
rscr _ rsh[rscr,3];
t_t#[rscr];
skpif[ALU=0];
error;

```

Rrsh4:

```

rscr_Q;
t_B4;
rscr _ rsh[rscr,4];
t_t#[rscr];
skpif[ALU=0];
error;

```

```

rscr_Q;
t_B5;
rscr _ rsh[rscr,5];
t_t#[rscr];
skpif[ALU=0];
error;

```

Rrsh6:

```

rscr_Q;
t_B6;
rscr _ rsh[rscr,6];
t_t#[rscr];
skpif[ALU=0];
error;

```

```

rscr_Q;
t_B7;
rscr _ rsh[rscr,7];
t_t#[rscr];
skpif[ALU=0];
error;

```

Rrsh8:

```

rscr_Q;
t_B8;
rscr _ rsh[rscr,10];

```

```
t_t#(rscr);
skpif[ALU=0];
error;
```

```
rscr_Q;
t_B9;
rscr _ rsh[rscr,11];
t_t#(rscr);
skpif[ALU=0];
error;
```

Rrsh10:

```
rscr_Q;
t_B10;
rscr _ rsh[rscr,12];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
rscr_Q;
t_B11;
rscr _ rsh[rscr,13];
t_t#(rscr);
skpif[ALU=0];
error;
```

Rrsh12:

```
rscr_Q;
t_B12;
rscr _ rsh[rscr,14];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
rscr_Q;
t_B13;
rscr _ rsh[rscr,15];
t_t#(rscr);
skpif[ALU=0];
error;
```

Rrsh14:

```
rscr_Q;
t_B14;
rscr _ rsh[rscr,16];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
rscr_Q;
t_B15;
rscr _ rsh[rscr,17];
t_t#(rscr);
skpif[ALU=0];
error;
```

* October 20, 1978 10:13 AM

Trsh:

```
GOTO[Trshift1];
t_rscr_RHIGH1;
NOOP;
T_rsh[t,0];
t_t#(rscr);
skpif[ALU=0];
error;
```

* Temporary EXPEDIENT

Trshift1:

```
t_rhigh1;
rscr_B1;
t_rsh[t,1];
t_t#(rscr);
skpif[ALU=0];
error;
```

Trsh2:

```
t_rhigh1;
rscr_B2;
t_rsh[t,2];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_rhigh1;
rscr_B3;
t_rsh[t,3];
t_t#(rscr);
skpif[ALU=0];
error;
```

Trsh4:

```
t_rhigh1;
rscr_B4;
t_rsh[t,4];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_rhigh1;
rscr_B5;
t_rsh[t,5];
t_t#(rscr);
skpif[ALU=0];
error;
```

Trsh6:

```
t_rhigh1;
rscr_B6;
t_rsh[t,6];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_rhigh1;
rscr_B7;
t_rsh[t,7];
t_t#(rscr);
skpif[ALU=0];
error;
```

Trsh8:

```
t_rhigh1;
rscr_B8;
t_rsh[t,10];
t_t#(rscr);
skpif[ALU=0];
error;
```



```
t_rhigh1;
rscr_B9;
t_rsh[t,11];
t_t#(rscr);
skpif[ALU=0];
error;
```

Trsh10:

```
t_rhigh1;
rscr_B10;
t_rsh[t,12];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_rhigh1;
rscr_B11;
t_rsh[t,13];
t_t#(rscr);
skpif[ALU=0];
error;
```

Trsh12:

```
t_rhigh1;
rscr_B12;
t_rsh[t,14];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_rhigh1;
rscr_B13;
t_rsh[t,15];
t_t#(rscr);
skpif[ALU=0];
error;
```

Trsh14:

```
t_rhigh1;
rscr_B14;
t_rsh[t,16];
t_t#(rscr);
skpif[ALU=0];
error;
```

```
t_rhigh1;
rscr_B15;
t_rsh[t,17];
t_t#(rscr);
skpif[ALU=0];
error;
```

* October 20, 1978 10:14 AM

%

These tests work by cycling by 0, 1, ...17B. The predicted result is kept in RSCR2 and the actual result XOR's w/ predicted result is kept in T. Note that each test is done twice: once w/ one "1" bit and all the rest "0" bits, and once w/ one "0" bit and all the rest "1" bits.

FOR THESE TESTS WE WILL REDEFINE R01 TO BE RM2 (-2)!

%

TRlcyTest:

RM[rm2,IP[R01]];
 rm2 _ CM2;

t_r0;
 rscr2_B15; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,r1,0];
 t_t#(rscr2);
 skipif[alu=0];
 error;
 t_rml;
 rscr2_NB15; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,rm2,0];
 t_t#(rscr2);
 skipif[alu=0];
 error;

t_r0;
 rscr2_B14; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,r1,1];
 t_t#(rscr2);
 skipif[alu=0];
 error;
 t_rml;
 rscr2_NB14; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,rm2,1];
 t_t#(rscr2);
 skipif[alu=0];
 error;

TRlcy2:

t_r0;
 rscr2_B13; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,r1,2];
 t_t#(rscr2);
 skipif[alu=0];
 error;
 t_rml;
 rscr2_NB13; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,rm2,2];
 t_t#(rscr2);
 skipif[alu=0];
 error;

t_r0;
 rscr2_B12; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,r1,3];
 t_t#(rscr2);
 skipif[alu=0];
 error;
 t_rml;
 rscr2_NB12; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,rm2,3];
 t_t#(rscr2);
 skipif[alu=0];
 error;

TRlcy4:

t_r0;
 rscr2_B11; * RSCR2 _ PREDICTED RESULT
 t_lcy[t,r1,4];
 t_t#(rscr2);
 skipif[alu=0];

```

error;
t_rml;
rscr2_NB11;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,rm2,4];
t_t#(rscr2);
skpif[alu=0];
error;

t_r0;
rscr2_B10;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,r1,5];
t_t#(rscr2);
skpif[alu=0];
error;
t_rml;
rscr2_NB10;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,rm2,5];
t_t#(rscr2);
skpif[alu=0];
error;

TR1cy6:
t_r0;
rscr2_B9;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,r1,6];
t_t#(rscr2);
skpif[alu=0];
error;
t_rml;
rscr2_NB9;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,rm2,6];
t_t#(rscr2);
skpif[alu=0];
error;

t_r0;
rscr2_B8;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,r1,7];
t_t#(rscr2);
skpif[alu=0];
error;
t_rml;
rscr2_NB8;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,rm2,7];
t_t#(rscr2);
skpif[alu=0];
error;

TR1cy8:
t_r0;
rscr2_B7;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,r1,10];
t_t#(rscr2);
skpif[alu=0];
error;
t_rml;
rscr2_NB7;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,rm2,10];
t_t#(rscr2);
skpif[alu=0];
error;

t_r0;
rscr2_B6;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,r1,11];
t_t#(rscr2);
skpif[alu=0];
error;
t_rml;
rscr2_NB6;          * RSCR2 _ PREDICTED RESULT
t_lcy[t,rm2,11];
t_t#(rscr2);

```

```

    skipif[alu=0];
    error;

TRlcy10:
    t_r0;
    rscr2_B5; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,r1,12];
    t_t#(rscr2);
    skipif[alu=0];
    error;
    t_rml;
    rscr2_NB5; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,rm2,12];
    t_t#(rscr2);
    skipif[alu=0];
    error;

    t_r0;
    rscr2_B4; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,r1,13];
    t_t#(rscr2);
    skipif[alu=0];
    error;
    t_rml;
    rscr2_NB4; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,rm2,13];
    t_t#(rscr2);
    skipif[alu=0];
    error;

TRlcy12:
    t_r0;
    rscr2_B3; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,r1,14];
    t_t#(rscr2);
    skipif[alu=0];
    error;
    t_rml;
    rscr2_NB3; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,rm2,14];
    t_t#(rscr2);
    skipif[alu=0];
    error;

    t_r0;
    rscr2_B2; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,r1,15];
    t_t#(rscr2);
    skipif[alu=0];
    error;
    t_rml;
    rscr2_NB2; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,rm2,15];
    t_t#(rscr2);
    skipif[alu=0];
    error;

TRlcy14:
    t_r0;
    rscr2_B1; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,r1,16];
    t_t#(rscr2);
    skipif[alu=0];
    error;
    t_rml;
    rscr2_NB1; * RSCR2 _ PREDICTED RESULT
    t_lcy[t,rm2,16];
    t_t#(rscr2);
    skipif[alu=0];
    error;

    t_r0;

```

```
rscr2_B0; * RSCR2 _ PREDICTED RESULT
t_lcy[t,r1,17];
t_t#(rscr2);
skpif[alu=0];
error;
t_rml;
rscr2_NB0; * RSCR2 _ PREDICTED RESULT
t_lcy[t,rm2,17];
t_t#(rscr2);
skpif[alu=0];
error;
```

*

* October 20, 1978 10:06 AM

RTlcyTest:

*RSCR2 HOLDS THE PREDICTED RESULT, T HOLDS ACTUAL

RESULT

```

t_r1;
rscr2_B15;
t_lcy[r0,t,0];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB15;
t_lcy[rml,t,0];
t_t#(rscr2);
skpif[alu=0];
error;

```

```

* rscr2, T _ [0,1] LCY[0]
* rscr2 _ PREDICTED RESULT

```

* rscr2 _ PREDICTED RESULT

```

t_r1;
rscr2_B14;
t_lcy[r0,t,1];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB14;
t_lcy[rml,t,1];
t_t#(rscr2);
skpif[alu=0];
error;

```

* rscr2 _ PREDICTED RESULT

* rscr2 _ PREDICTED RESULT

RTlcy2:

```

t_r1;
rscr2_B13;
t_lcy[r0,t,2];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB13;
t_lcy[rml,t,2];
t_t#(rscr2);
skpif[alu=0];
error;

```

* rscr2 _ PREDICTED RESULT

* rscr2 _ PREDICTED RESULT

```

t_r1;
rscr2_B12;
t_lcy[r0,t,3];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB12;
t_lcy[rml,t,3];
t_t#(rscr2);
skpif[alu=0];
error;

```

* rscr2 _ PREDICTED RESULT

* rscr2 _ PREDICTED RESULT

RTlcy4:

```

t_r1;
rscr2_B11;
t_lcy[r0,t,4];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB11;
t_lcy[rml,t,4];
t_t#(rscr2);
skpif[alu=0];
error;

```

* rscr2 _ PREDICTED RESULT

* rscr2 _ PREDICTED RESULT

```

t_r1;
rscr2_B10; * rscr2 _ PREDICTED RESULT
t_lcy[r0,t,5];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB10; * rscr2 _ PREDICTED RESULT
t_lcy[rml,t,5];
t_t#(rscr2);
skpif[alu=0];
error;

RTlcy6:
t_r1;
rscr2_B9; * rscr2 _ PREDICTED RESULT
t_lcy[r0,t,6];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB9; * rscr2 _ PREDICTED RESULT
t_lcy[rml,t,6];
t_t#(rscr2);
skpif[alu=0];
error;

t_r1;
rscr2_B8; * rscr2 _ PREDICTED RESULT
t_lcy[r0,t,7];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB8; * rscr2 _ PREDICTED RESULT
t_lcy[rml,t,7];
t_t#(rscr2);
skpif[alu=0];
error;

RTlcy8:
t_r1;
rscr2_B7; * rscr2 _ PREDICTED RESULT
t_lcy[r0,t,10];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB7; * rscr2 _ PREDICTED RESULT
t_lcy[rml,t,10];
t_t#(rscr2);
skpif[alu=0];
error;

t_r1;
rscr2_B6; * rscr2 _ PREDICTED RESULT
t_lcy[r0,t,11];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB6; * rscr2 _ PREDICTED RESULT
t_lcy[rml,t,11];
t_t#(rscr2);
skpif[alu=0];
error;

RTlcy10:
t_r1;
rscr2_B5; * rscr2 _ PREDICTED RESULT
t_lcy[r0,t,12];
t_t#(rscr2);

```

```

skpif[alu=0];
error;
t_rm2;
rscr2_NB5; * rscr2 _ PREDICTED RESULT
t_lcy[rml,t,12];
t_t#(rscr2);
skpif[alu=0];
error;

t_r1;
rscr2_B4; * rscr2 _ PREDICTED RESULT
t_lcy[r0,t,13];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
rscr2_NB4; * rscr2 _ PREDICTED RESULT
t_lcy[rml,t,13];
t_t#(rscr2);
skpif[alu=0];
error;

RTlcy12:
t_r1;
rscr2_B3; * rscr2 _ PREDICTED RESULT
t_lcy[r0,t,14];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
RSCR2_NB3; * RSCR2 _ PREDICTED RESULT
t_lcy[rml,t,14];
t_t#(rscr2);
skpif[alu=0];
error;

t_r1;
RSCR2_B2; * RSCR2 _ PREDICTED RESULT
t_lcy[r0,t,15];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
RSCR2_NB2; * RSCR2 _ PREDICTED RESULT
t_lcy[rml,t,15];
t_t#(rscr2);
skpif[alu=0];
error;

RTlcy14:
t_r1;
RSCR2_B1; * RSCR2 _ PREDICTED RESULT
t_lcy[r0,t,16];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
RSCR2_NB1; * RSCR2 _ PREDICTED RESULT
t_lcy[rml,t,16];
t_t#(rscr2);
skpif[alu=0];
error;

t_r1;
RSCR2_B0; * RSCR2 _ PREDICTED RESULT
t_lcy[r0,t,17];
t_t#(rscr2);
skpif[alu=0];
error;
t_rm2;
RSCR2_NB0; * RSCR2 _ PREDICTED RESULT
t_lcy[rml,t,17];

```



```
t_t#(rscr2);  
skpif[alu=0];  
error;
```

RTlcyDone:

```
r01 _ NOT(r10);
```

```
* REDEFINE r01 !!!!!!!
```

* November 3, 1978 6:43 PM

```

%
    rcyl6, lcy16                                Test the 16 bit cycles with selected
bit values. This is not an exhaustive test.
%
rcyl6Test:                                     * test 16 bit right cycle
    t _ rcy[r01, r01, 1];
    t # (r10);
    skipif[ALU=0];
rcyl6Err1:                                     * r10 rcy 1 should be r01
    error;

    t _ r01;
    t _ rcy[t, t, 1];                           * try it again from t
    t # (r10);
    skipif[ALU=0];
rcyl6Err2:                                     * r10 rcy 1 should be r01. (done from
    error;                                       * t this time)

    t _ rcy[r1, r1, 1];
    t # (rhigh1);
    skipif[ALU=0];
rcyl6Err3:                                     * 1 rcy 1 should be 100000B
    error;

    t _ r1;
    t _ rcy[t, t, 1];
    t # (rhigh1);
    skipif[ALU=0];
rcyl6Err4:                                     * 1 rcy 1 should be 100000B. (done from t
    error;                                       * time).

    t _ rcy[r10, r10, 1];
    t # (r01);
    skipif[ALU=0];
rcyl6Err5:                                     * r10 rcy 1 should be r01
    error;

    t _ r10;
    t _ rcy[t, t, 1];                           * t _ r10 rcy 1
    t # (r01);
    skipif[ALU=0];
rcyl6Err6:                                     * r10 rcy 1 should be r01
    error;                                       * done from t this time.

    t _ rcy[r01, r01, 2];
    t # (r01);
    skipif[ALU=0];
rcyl6Err7:                                     * r01 rcy 2 should be r01
    error;

    t _ rcy[r01, r01, 3];
    t # (r10);
    skipif[ALU=0];
rcyl6Err8:                                     * r01 rcy 3 should be r10
    error;

    t _ rcy[r01, r01, 10];
    t # (r01);
    skipif[ALU=0];
rcyl6Err9:                                     * r01 rcy 10 should be r01
    error;

lcyTest:
    t _ lcy[r01, r01, 1];
    t # (r10);
    skipif[ALU=0];
lcy16Err1:                                     * r01 lcy 1 should be r10
    error;

    t _ lcy[rhigh1, rhigh1, 1];
    t # (r1);

```

```

    skipif[ALU=0];
lcy16Err2:                                * 100000B lcyd 1 should be 1
    error;

    t _ lcy[r1, r1, 1];
    t#(2c);
    skipif[ALU=0];
lcy16Err3:                                * 1 lcy 1 should be 2
    error;

    t _ lcy[r10, r10, 1];
    t # (r01);
    skipif[ALU=0];
lcy16Err4:                                * t _ r10 lcy 1
    error;                                       * r10 lcy 1 should be r01

    t _ lcy[r10, r10, 2];
    t # (r10);
    skipif[ALU=0];
lcy16Err5:                                * r10 lcy 2 should be r10
    error;

    t _ lcy[r10, r10, 3];
    t # (r01);
    skipif[ALU=0];
lcy16Err6:                                * r10 lcy 3 should be r01
    error;

    t _ lcy[r10, r10, 4];
    t # (r10);
    skipif[ALU=0];
lcy16Err7:                                * r10 lcy 4 should be r10
    error;

    t _ lcy[r10, r10, 10];
    t # (r10);
    skipif[ALU=0];
lcy16Err8:                                * r10 lcy 10 should be r10
    error;

```

* November 13, 1978 10:40 AM

%

cycleTest Test the cycle machinery by generating all possible values for the r, t, and count fields in Shc (6 bits). The 16-bit data patterns must test all possible starting positions (ie., bit 0, bit 1, ...). Furthermore, set the "other word" to all 1s when single one-bits are being tested, and set it to all zeros when single zero bits are being tested. Since we test cycling, we don't set any of the mask fields in ShC.

```
SHC: TYPE = MACHINE DEPENDENT RECORD[
  ShifterIgnores: IN[0..3],          -- bits 0, 1
  a: IN [0..1],                     -- bit 2, shA select. 1 ==> "select T"
  b: IN [0..1],                     -- bit 3, shB select. 1 ==> "select T"
  Count: IN [0..17B],               -- bits 4:7, shift count
  RMask: IN [0..17B],               -- bits 8:11
  LMask: IN [0..17B],               -- bits 12:15
];
shcVals: IN [0..77B];                -- iterate thru all possible counts, sha, shb
```

```
FOR pats IN NPats DO
  FOR shcVal In SHCvals DO
    Shc.a _ shcVals AND 40B;
    Shc.b _ shcVals AND 20B;
    Shc.count _ shcVals AND 17B;
    r _ getPattern[pats];
    t _ IF numberOfZeroBitsGr1[r] THEN -1 ELSE 0;
    result _ doShift[];
    expected _ simulateCycle[t,r,shcVal];
    IF result # expected THEN SIGNAL BadShift[result, expected, shcVals];
  ENDDO;
ENDLOOP;                               -- end of shcVals loop
ENDLOOP;                               -- end of pats loop
```

```
simulateCycle: PROCEDURE[t, r: WORD, shcVal: SHCvals] RETURNS [expected: WORD] =
  BEGIN
    tCycle: CARDINAL = 60B;           -- 2 highest bits in shcVal are 1
    rCycle: CARDINAL = 0;             -- 2 highest bits in shcVal are 0
    trCycle: CARDINAL = 40B;         -- highest bit in shcVal is 1
    rtCycle: CARDINAL = 20BB;        -- 2nd highest bit in ShcVal is 1
    shAB _ shcVal AND 60B;
    SELECT shAB INTO
      tCycle=> BEGIN
        left _right_t; END,
      rCycle=> BEGIN
        left _right _ r; END,
      trCycle=> BEGIN
        left _ t, right _ r; END,
      rtCycle=> BEGIN
        left _ r;
        right _ t; END,
    END;
    shiftCount _ shcVal AND 17B;
    saveMask _ SELECT shiftCount INTO
      1=>100000;
      2=>140000B;
      3=>160000B;
      4=>170000B;
      5=>174000B;
      6=>176000B;
      7=>177000B;
      8=>177400B;
      9=>177600B;
      10=>177700B;
      11=>177740B;
      12=>177760B;
      13=>177770B;
      14=>177774B;
      15=>177776B;
      0=>177777B,
    END;
    savedValue _ left AND saveMask;
    right _ LeftShift[right, shiftCount];
    savedValue _ RightShift[right, 16-shiftCount];
    result _ savedValue OR left;
  END;
```

```
numberOfZeroBitsGrl: PROCEDURE[ x: WORD] RETURNS[result: BOOLEAN] =
  BEGIN
    count _ 0;
    FOR i IN [0..15] DO
      IF (x AND 1) =0 THEN count _ count + 1;
      x _ RightShift[x,1];
    ENDOOP;
    result _ IF count >1 THEN TRUE ELSE FALSE;
  END;
```

⊘

%

November 17, 1978 2:39 PM

TEST RF AND WF

```
ShC: TYPE = MACHINE DEPENDENT RECORD [
  IGNORE: TYPE = [0..7B]
  SHIFTCOUNT: TYPE = [0..37B]
  RMASK: TYPE = [0..17B]
  LMASK: TYPE = [0..17B]
]
```

```
MesaDescriptor: TYPE = MACHINE DEPENDENT RECORD[ -- this is the value stored w/ rf_, wf_
  IGNORE: TYPE = [0..377B] -- IGNORE FIRST BYTE
  POS: TYPE = [0..17B] -- RIGHT SHIFT OF POS WILL RIGHT JUSTIFY THE FIELD
  SIZE: TYPE = [0..17B] -- LENGTH OF FIELD IN BITS
]
```

THIS TEST PROCEEDS BY WRITING ShC W/ ALL POSSIBLE RF AND WF VALUES. THEN SHC IS READ AND CHECKED TO MAKE SURE THAT IT WAS LOADED PROPERLY.

```
FOR I IN [0..377B] DO
  RF_I;
  RSCR_SHC;
  SIZE _ I AND 17B;
  POS _ BITSHIFT[I,-4] AND 17B;
  IF RSCR.LMASK # (16-SIZE-1) THEN ERROR; -- BAD LMASK
  IF RSCR.RMASK # 0 THEN ERROR; -- BAD RMASK
  IF RSCR.SHIFTCOUNT # (16+pos+size+1) THEN ERROR; -- BAD SHIFT COUNT
  (Actually this computation isn't quite right.
  * let count = 16+pos+size+1. realCount _ (count and 17b).
  * IF (realCount and 17b) #0 then realCount _ realCount OR 20B. This funny computation
  * accommodates hardware limitations associated w/ carry across boards.
```

```
-- now test wf
  WF_I;
  RSCR_SHC;
  IF RSCR.RMASK # (16-POS-SIZE-1) THEN ERROR; -- BAD RMASK
  IF RSCR.LMASK NE POS THEN ERROR; -- BAD LMASK
  IF RSCR.SHIFTCOUNT # (16-pos-size-1) THEN ERROR; -- BAD SHIFT COUNT
```

ENDLOOP;

%

```
RM[r4BitMsk, IP[R01]];
r4BitMsk _ 17C;
RM[lastShC, IP[RSCR]];
```

```
* RENAME R01 AS r4BitMsk !!!
* RENAME RSCR AS lastShC
```

RWFftest:

```
Q_R0;
t_377C;
CNT_t;
```

```
* Q WILL HOLD THE INDEX VARIABLE
* LOOP LIMIT
```

RFTESTL:

```
t_Q;
RF_t;
lastShC_SHC;
```

* CHECK LMASK

```
T_ (r4BitMsk)AND (Q);
rscr2_t;
t_17C;
rscr2 _ t - (rscr2);
t _ (lastShC) and (17c);
t # (rscr2);
branch[.+2, ALU=0];
```

```
* COMPUTE LMASK (= 16-SIZE-1) FROM INDEX VAR
* rscr2 _ size
* 16-1
* rscr2 _ expected Lmask = 16-size-1
* t _ Lmask from ShC
```

RFLMASK:

error;

```
* t = Lmask from ShC, rscr2 = expected Lmask
* LMASK FIELD WRONG IN ShC
```

* CHECK RMASK

```
t_(lastShC) and (360c);
skpif[ALU=0];
```

```
* t = isolated Rmask field of ShC
```

RFRMASK:

```

error;                                * RMASK FIELD NOT 0

* CHECK SHIFT COUNT = 16+pos+size+1 (Actually this computation isn't quite right.
* let count = 16+pos+size+1. realCount _ (count and 17b).
* IF (realCount and 17b) #0 then realCount _ realCount OR 20B. This funny computation
* accommodates hardware limitations associated w/ carry across boards.
rscr2_ (Q);
t_r4BitMsk;
rscr2 _ rsh[rscr2,4];
rscr2 _ t AND (rscr2);                * rscr2 = POS
t _ 21c;                             * 16 + 1
t _ t + (rscr2);                     * 16 + 1 + pos
rscr2 _ q;
rscr2 _ (rscr2) and (17c);           * isolate size
rscr2 _ t + (rscr2);                 * rscr2 _ 16 + 1 + pos + size
rscr2 _ (rscr2) and (17c);           * isolate to 17 bits
skpif[alu=0];                        * see if bit 0 of count is one
rscr2 _ (rscr2) or (20c);             * set bit0 of count if count[1:4]#0
rscr2 _ (rscr2) and (17c);           * isolate result to 5 bits

t_ rsh[LastShC, 10];

RFSHIFTC:
t#(rscr2);                            * t=value from LastShC, rscr2 = computed value
skpif[ALU=0];
error;                                * BAD SHIFT COUNT

```

* June 28, 1978 5:06 PM
 * NOW TEST WF

WFTEST:

t_Q;
 WF_t;
 lastShC_SHC;

* CHECK LMASK: COMPUTE pos

rscr2 _ q;
 noop;
 t _ rsh[rscr2,4];
 rscr2 _ t and (r4BitMsk);

* isolate pos bits in rscr2

t_lastShC;
 t _ t AND (r4BitMsk);

* T_ LMASK

WFLMASK:

t#(rscr2);
 branch[.+2, ALU=0];
 error;

* t=LastShC's Lmask, rscr2 = computed value

* SHC'S LMASK # pos

* CHECK THAT RMASK = 16 - pos - size -1

rscr2 _ q;
 t _ (r4BitMsk) and (q);
 rscr2 _ rsh[rscr2,4];
 rscr2 _ (rscr2) + t;
 t _ 17c;
 rscr2 _ t - (rscr2);
 rscr2 _ (rscr2) and (17c);
 t _ rsh[lastShC,4];
 t _ t and (r4BitMsk);

* isolate size in t

* rscr2 _ pos

* rscr2 _ pos + size

* t _ 16 -1

* rscr2 _ 16 - pos - size - 1

* isolate to 17 bits

* t = ShC's shift count

WFRMASK:

t#(rscr2);
 skipif[ALU=0];
 error;

* t = ShC's shift count

* rscr2 = 16-pos-size-1

* RMASK NE (16-POS-SIZE-1)

* CHECK SHIFT COUNT=16-pos-size-1

t _ rsh[lastShC,10];
 t _ t and (37c);
 t#(rscr2);
 skipif[ALU=0];

* put ShC's shift count into t

* t = ShC's shift count

* rscr2 = 16-pos-size-1, as computed above

* for the Rmask check

* SHC'S SHIFTCOUNT # POS

WFSHIFTC:

error;

rscr2_(R1) + (Q);
 loopUntil[CNT=0&-1,RFTESTL],Q_(rscr2);

RFXITL:

R01 _ NOT(R10);

* RESET R01 !!!!!!

* October 20, 1978 10:23 AM

%

TEST ALU SHIFT OPERATIONS

%

* TEST RESULT _ ALU RSH 1 (RESULT[0] _ 0)

aluRSH:

```
r01 _ not(r10);          * RESET r01 !!!! INCASE WE SKIPPED RFXITL
t_(PD_r1)rsh 1;
t_t#(r0);
skpif[ALU=0];
error;                   * 1 RSH[1] SHOULD BE 0
```

```
t_(PD_rml)rsh 1;
rscr_77777C;
t_t#(rscr);
skpif[ALU=0];
error;                   * -1 RSH[1] SHOULD BE 77777B
```

```
t_(PD_r10)rsh 1;
t_t#(r01);
skpif[ALU=0];
error;                   * (ALTERNATING 10) rsh 1 SHOULD BE (ALT. 01)
```

* TEST RESULT _ ALU RCY[1] (RESULT[0]_ALU[15])

aluRCY:

```
t_(PD_rml)rcy 1;
t_t#(rml);
skpif[ALU=0];
error;                   * -1 RCY[1] SHOULD BE -1
```

```
t_(PD_r0)rcy 1;
t_t#(r0);
skpif[ALU=0];
error;                   * 0 RCY[1] SHOULD BE 0
```

```
t_(PD_r10)rcy 1;
t_t#(r01);
skpif[ALU=0];
error;                   * (ALTERNATING 10) RCY[1] SHOULD BE (ALT 01)
```

```
t_(PD_r01)rcy 1;
t_t#(r10);
skpif[ALU=0];
error;                   * (ALT 01) RCY[1] SHOULD BE (ALT 10)
```

* REST RESULT _ ALU Arsh 1 (RESULT[0] _ ALU[0]) (SIGN PRESERVING)

aluARSH:

```
t_(PD_rml)Arsh 1;
t_t#(rml);
skpif[ALU=0];
error;                   * -1 ARSH SHOULD BE -1
```

```
t_(PD_r0)Arsh 1;
t_t#(r0);
skpif[ALU=0];
error;                   * 0 ARSH SHOULD BE 0
```

```
t_(PD_rhigh1)Arsh 1;
rscr_140000C;
t_t#(rscr);
skpif[ALU=0];
error;                   * 100000 ARSH SHOULD BE 140000
```

```
t_rhigh1;
rscr_t+(r01);
t_(PD_r10)Arsh 1;
t_t#(rscr);
skpif[ALU=0];
error;                   * (ALT. 10) ARSH SHOULD BE(ALT. 01+100000)
```

* TEST RESULT _ ALU lsh 1

```

aluLSH:
    t_(PD_rhigh1)lsh 1;
    t_t#(r0);
    skipif[ALU=0];
    error;
    * 100000 LSH SHOULD BE 0

aluLSHb:
    t_(PD_r1)lsh 1;
    rscr_(r1)+(r1);
    t_t#(rscr);
    skipif[ALU=0];
    error;
    * 1 LSH SHOULD BE 2

aluLSHc:
    t_(PD_r01)lsh 1;
    t_t#(r10);
    skipif[ALU=0];
    error;
    * (ALT. 01) LSH SHOULD BE (ALT. 10)

aluLSHd:
    t_(PD_rml)lsh 1;
    rscr_CM2;
    t_t#(rscr);
    skipif[ALU=0];
    error;
    * -1 LSH SHOULD BE -2

* TEST RESULT _ ALU LCY1
aluLCY:
    t_(PD_rml)lcy 1;
    t_t#(rml);
    skipif[ALU=0];
    error;
    * -1 LCY SHOULD BE -1

aluLCYb:
    t_(PD_r10)lcy 1;
    t_t#(r01);
    skipif[ALU=0];
    error;
    * (ALT. 10) LCY SHOULD BE (ALT. 01)

aluLCYc:
    t_(PD_r01)lcy 1;
    t_t#(r10);
    skipif[ALU=0];
    error;
    * (ALT. 01) LCY SHOULD BE (ALT. 10)

aluLCYd:
    t_(PD_r0)lcy 1;
    t_t#(r0);
    skipif[ALU=0];
    error;
    * 0 LCY SHOULD BE 0

aluLCYe:
    t_(PD_r1)lcy 1;
    rscr_(r1)+(r1);
    t_t#(rscr);
    skipif[ALU=0];
    error;
    * 1 LCY SHOULD BE 2

```

* October 20, 1978 10:24 AM

%

EXHAUSTIVE TEST OF ALU SHIFT FUNCTIONS

```
FOR Q IN[0..177777B] DO
  rscr2_Q rsh 1;
  t_predictedRSH[I];
  IF t_(T XOR rscr2) THEN ERROR;

  rscr2_Q )rcy 1;
  t_predictedRCY[I];
  IF t_(T XOR rscr2) THEN ERROR;

  rscr2_Q Arsh 1;
  t_predictedARSH[I];
  IF t_(T XOR rscr2) THEN ERROR;

  rscr2_Q lsh 1;
  t_predictedLSH[I];
  IF t_(T XOR rscr2) THEN ERROR;

  rscr2_Q rsh 1;
  t_predictedRSH[I];
  IF t_(T XOR rscr2) THEN ERROR;

  rscr2_Q lcy 1;
  t_predictedLCY[I];
  IF t_(T XOR rscr2) THEN ERROR;

  ENDLOOP;
```

%

aluSHTEST:

Q_r0;

* USE Q AS LOOP VARIABLE

aluSHL:

* TOP OF LOOP

* RSH TEST

```
rscr_Q;
t_(PD_rscr)rsh 1;
rscr_rsh[rscr,1];
t_t#(rscr);
branch[.+2,ALU=0];
```

RSHER:

error;

* PREDICTED RESULT DIFFERENT FROM REAL ONE

* RCY TEST

```
rscr_Q;
t_(PD_rscr)rcy 1;
rscr2_t;
t_rsh[rscr,1];
skpif[R EVEN], (PD_rscr);
t_t+(rhigh1);
t_t#(rscr2);
branch[.+2,ALU=0];
```

RCYER:

error;

* Q IS LOOP VARIABLE

* REAL RESULT IN rscr2

* ADD HIGH BIT IF NECESSARY

* PREDICTED RESULT IN T

* T _ (PREDICTED T) XOR rscr2

* ARSH TEST

```
rscr_Q;
t_(PD_rscr)Arsh 1;
rscr2 _ T;
t_rsh[rscr,1];
PD_Q;
skpUnless[ALU<0];
t_t+(rhigh1);
```

* Q IS LOOP VARIABLE

* rscr2 = ACTUAL RESULT

* ADD SIGN BIT IF REQUIRED

* ADD SIGN BIT IF REQUIRED

```
t_t#(rscr2);
skpif[ALU=0];
```

ARSHER:

error;

* t_(PREDICTED T) XOR rscr2

* LSH TEST

```

rscr_Q;
rscr2_(PD_Q)lsh 1;
t_lsh[rscr,1];
t_t#(rscr2);
skpif[ALU=0];
LSHER:
error;

* Q IS LOOP VARIABLE
* rscr2 = ACTUAL RESULT

* t_ (PREDICTED T) XOR rscr2

* LCY TEST
t_rscr _ Q;
rscr2_(PD_t)lcy 1;
t_lsh[rscr,1];
rscr_(rscr);
skpUnless[ALU<0];
t_t+(r1);
t_t#(rscr2);
skpif[ALU=0];
LCYER:
error;

* Q IS LOOP VARIABLE
* rscr2 = ACTUAL RESULT
* t_ PREDICTED RESULT

* t_ T+ 1 FOR CYCLED BIT 0

* T _ (PREDICTED T) XOR rscr2

t_(r1)+(Q);
dblBranch[.+1,aluSHL,ALU=0],Q_t;
goto[afterkernel3];

```

%

July 14, 1979 4:53 PM

Fix bug in computation of correct value for stkp after performing stack+1_.

May 8, 1979 11:53 AM

Add bypass checking to stack test.

January 25, 1979 1:12 PM

Add call to **checkTaskNum** at **beginKernel4** to skip the stack tests when we're not executing in task 0.

%

top level;

%

CONTENTS

TEST DESCRIPTION

stkTest	test all stack operations
carry20Test	tests CARRY20 function
xorCarryTest	test XORCARRY function (CIN to bit0, provided by ALUFM)
useSavedCarry	test function (use aluCarry from preeceding instr as CIN)
multiplyTest	test multiply step fcn (affects Q, result. its a slowbranch, too)
divide	test divide step fcn (affects Q, result)
cdivide	test divide step fcn (affects Q, result)
slowBR	tests 8-way slow dispatch

%

beginKernel4:

call[checkTaskNum], t _ r0;

skpif[ALU=0];

branch[stkXitTopL];

* don't try task 0 tests.

* May 8, 1979 11:53 AM

%

TEST STKP PUSH AND POP OPERATIONS

```
-- I AND STKP SHOULD BE INCREMENTING TOGETHER.
-- notation: stack&&+1[stkp] _ val : place val into stack[stkp], then increment stkp by 1
-- stack+1[stkp] _ val : increment stkp by one, then place val into stack[stkp]
-- The strategy for this test is to perform all the various stack manipulations (+1, +2, +3,
-- -1, -2, -3, -4, &+1, &+2, &+3, &-1, &-2, &-3, &-4) for every value of stkp that won't
-- cause a hardware error (underflow). The test knows what to expect in RM by setting
-- each rm location to its address (stack[i] _ i).

FOR top2StkpBits IN [0..3] DO
FOR index IN [0..stkpMax] DO -- check simple loading of stkp and stk
  i _ index + LeftShift[top2StkpBits, 6];
  stkp _ i;
  IF POINTERS[.].stkError THEN ERROR; -- underflow or overflow
  IF POINTERS[.].stkp # i THEN ERROR; -- stkp not the value we loaded
  stk[stkp] _ 0;
  IF stk[stkp] # 0 THEN ERROR; -- loaded zero, got back something different.
  stk[stkp] _ -1;
  IF stk[stkp] # -1 THEN ERROR; -- loaded -1, got back something different.
  stk[stkp] _ Alternating01;
  IF stk[stkp] # Alternating01 THEN ERROR; -- loaded Alternating01, got back something different.
  stk[stkp] _ Alternating10;
  IF stk[stkp] # Alternating10 THEN ERROR; -- loaded Alternating10, got back something different.

  stk[stkp] _ i; -- init current stack to stk[i] _ i
  IF stk[stkp] # i THEN ERROR;
  ENDLLOOP:
FOR index IN [0..STKPMAX] DO -- test other operations within that stack
  i _ index + LeftShift[top2StkpBits, 6];
  stkp _ i;
  IF i # STKPMAX THEN -- check +,- 1 operations
    BEGIN -- begin w/ operations that use current stkp for loading rm
      stack&&+1[stkp] _ -1;
      IF POINTERS[.].stack # i+1 THEN ERROR; -- auto increment of stkp failed
      IF stack[stkp] # i+1 THEN ERROR; -- got wrong data after increment
      stack&-1[stkp] _ i+1; -- rewrite current data, decrement stkp
      IF POINTERS[.].stack # i THEN ERROR; -- auto decrement of stkp failed
      IF stack[stkp] # -1 THEN ERROR; -- got wrong data ater decrement
      stkp _ i+1; -- set stkp to check data
      IF stack[stkp] # i+1 THEN ERROR; -- wrong data during auto decrement

      stkp _ i; -- reset stkp
      stack[stkp] _ 0;
      IF stack[stkp] # 0 THEN ERROR; -- bypass error
      stack[stkp]_ 1;
      IF stack[stkp] = 0 THEN ERROR; -- bypass error
      stack[stkp] _ i; -- reset data at "current" stkp

      -- now test operations that modify stkp before loading rm
      stack+1[stkp] _ -1; -- increment stkp, then load rm
      IF POINTERS[.].stack # i+1 THEN ERROR; -- stkp auto increment failed
      IF stack[stkp] # -1 THEN ERROR; -- didn't get data we wrote
      stack[stkp] _ i+1; -- fix clobbered location
      stack-1[stkp] _ -1; -- decrement stkp, then load rm
      IF POINTERS[.].stack # i THEN ERROR; -- stkp auto decrement failed
      IF stack[stkp] # -1 THEN ERROR; -- didn't get data we wrote
      stack[stkp] _ i; -- fix clobbered location
      END;
  IF i+1 < stkpMAX THEN -- check +,- 2 operations
    BEGIN -- begin w/ operations that use current stkp for loading rm
      stack&&+2[stkp] _ -1;
      IF POINTERS[.].stack # i+2 THEN ERROR; -- auto increment of stkp failed
      IF stack[stkp] # i+2 THEN ERROR; -- got wrong data after increment
      stack&-2[stkp] _ i+2; -- rewrite current data, decrement stkp
      IF POINTERS[.].stack # i THEN ERROR; -- auto decrement of stkp failed
      IF stack[stkp] # -1 THEN ERROR; -- got wrong data
      stack[stkp] _ i; -- reset data at current stkp
      stkp _ i+2; -- set stkp to check data
      IF stack[stkp] # i+2 THEN ERROR; -- wrong data during auto decrement
```

```

stkp _ i; -- reset stkp

-- now test operations that modify stkp before loading rm
stack+2[stkp] _ -1; -- increment stkp, then load rm
IF POINTERS[.stack # i+2 THEN ERROR; -- stkp auto increment failed
IF stack[stkp] # -1 THEN ERROR; -- didn't get data we wrote
stack[stkp] _ i+2; -- fix clobbered location
stack-2[stkp] _ -1; -- decrement stkp, then load rm
IF POINTERS[.stack # i THEN ERROR; -- stkp auto decrement failed
IF stack[stkp] # -1 THEN ERROR; -- didn't get data we wrote
stack[stkp] _ i; -- fix clobbered location
END;
IF i+2 < stkpMAX THEN -- check +,- 3 operations
BEGIN -- begin w/ operations that use current stkp for loading rm
stack&+3[stkp] _ -1;
IF POINTERS[.stack # i+3 THEN ERROR; -- auto increment of stkp failed
IF stack[stkp] # i+3 THEN ERROR; -- stkp auto increment failed
stack&-2[stkp] _ i+2; -- rewrite current data, decrement stkp
IF POINTERS[.stack # i THEN ERROR; -- auto decrement of stkp failed
IF stack[stkp] # -1 THEN ERROR; -- got wrong data
stack[stkp] _ i; -- reset data at current stkp
stkp _ i+3; -- set stkp to check data
IF stack[stkp] # i+3 THEN ERROR; -- wrong data during auto decrement

stkp _ i; -- reset stkp

-- now test operations that modify stkp before loading rm
stack+3[stkp] _ -1; -- increment stkp, then load rm
IF POINTERS[.stack # i+3 THEN ERROR; -- stkp auto increment failed
IF stack[stkp] # -1 THEN ERROR; -- stkp auto increment failed
stack[stkp] _ i+3; -- fix clobbered location
stack-3[stkp] _ -1; -- decrement stkp, then load rm
IF POINTERS[.stack # i THEN ERROR; -- stkp auto decrement failed
IF stack[stkp] # -1 THEN ERROR; -- didn't get data we wrote
stack[stkp] _ i; -- fix clobbered location
END;
IF i>3 THEN -- check -4 operations
BEGIN -- begin w/ operations that use current stkp for loading rm
stack&-4[stkp] _ -1; -- decrement stkp, then load rm
IF POINTERS[.stack # i-4 THEN ERROR; -- stkp auto decrement failed
IF stack[stkp] # i-4 THEN ERROR; -- didn't get data we wrote
stkp _ i;
IF stack[stkp] # -1 THEN ERROR; -- didn't get data we wrote
stack[stkp] _ i-4; -- fix clobbered location

-- now test operations that modify stkp before loading rm
stack-4[stkp] _ -1; -- decrement stkp, then load rm
IF POINTERS[.stack # i-4 THEN ERROR; -- stkp auto decrement failed
IF stack[stkp] # -1 THEN ERROR; -- didn't get data we wrote
stack[stkp] _ i-4 -- fix clobbered location
stkp _ i;
IF stack[stkp] # i THEN ERROR;
ENDLOOP;
ENDLOOP; -- end of stkp loop
ENDLOOP; -- end of top2StkpBits loop
%
```

```

* July 14, 1979 4:53 PM
%
    stkTest                                Test the various stack operations
%
mc[stkPMaxXC, 77];
mc[pointers.stkOvf, b8];
mc[pointers.stkUnd, b9];
mc[pointers.stkErr, b8, b9];
stkTest:                                * initialize the top2bits loop
    call[iTopStkBits];
stkTopL:                                * top of "top 2 bits of stkp" loop
    call[nextTopStkBits];
    skipif[ALU#0];
    branch[stkXitTopL];
    noop;

* This code writes the current stack with the address (stack[stkP] _ stkP).
* It also checks that stkp_, _stack work properly.
    call[iStkPAddr];                        * initialize stack index [1..maxStkXC]
stkiL:
    call[nextStkPAddr];                    * top of stk init loop. here we check stkp_ and _stack.
    skipif[ALU#0];
    branch[stkiXit];
    stkp _ t;                              * load stkp
    call[chkStkErr];
    skipif[ALU=0];
stkiErr0:                                * got stack underflow or overflow
    error;

    call[getRealStkAddr], rscr _ t;
    t # (rscr);                            * compare real stkp with value we loaded
    skipif[ALU=0];
stkiErr1:                                * t = tskp, rscr = value we loaded
    error;

* This is a limited test of the bits in the stack memory: write zero, -1, alternating 10, 01
    t _ stack _ t-t;
    t _ t #(Q_stack) ;
    skipif[ALU=0];
stkiErr2:                                * wrote zero, got back something else
    error;                                * Q = value from stack

    t _ rml;
    stack _ t;
    t _ t #(Q_stack) ;
    skipif[ALU=0];
stkiErr3:                                * wrote -1 got back something else.
    error;                                * t = bad bits Q = value from stack

    t _ r0l;
    stack _ t;
    t _ t #(Q_stack) ;
    skipif[ALU=0];
stkiErr4:                                * wrote r0l got back something else.
    error;                                * t = bad bits. Q = value from stack

    t _ r10;
    stack _ t;
    t _ t #(Q_stack) ;
    skipif[ALU=0];
stkiErr5:                                * wrote r10 got back something else.
    error;                                * t = bad bits. Q = value from stack

    t _ rscr;
    stack_t;
    t # (Q_stack);
    skipif[ALU=0];
stkiErr6:                                * wrote stkp from rscr. Q = value from stack
    error;                                * read it into t. they aren't the same
    branch[stkiL];
stkiXit:

```


* July 14, 1979 4:53 PM

* We have successfully written the stack using non incrementing and non decrementing
 * operations. Now we test stack&+1_, stack&-1_, stack+1_, stack-1_

```

    call[iStkPAddr];
stkTestL:
    call[nextStkPAddr];
    skipif[alu#0];
    branch[stkTestXitL];
    stkp _ t;

    call[chkStkErr];
    skipif[ALU=0];
stkPErrr10:
    error;

    rscr _ t and (77c);
    (rscr)-(stkPMaxXC);
    branch[afterStkTest1, ALU=0];

    t # (Q_stack);
    skipif[ALU=0];
stkPErrr1:
    error;
  * Q=value from stack

  * stack&+1 stack&+1 stack&+1 stack&+1 stack&+1 stack&+1 stack&+1 stack&+1

    stack&+1 _ cml;
    call[chkStkErr];
    skipif[ALU=0];
stk&+1Errr0:
    error;

    call[getRealStkAddr], rscr_t+1;
    t #(rscr);
    skipif[ALU=0];
stkP1AddrErr:
    error;

    t _ t # (Q_stack);
    skipif[ALU=0];
stkP1ValErr:
    error;
    t _ rscr;

  * stack&-1 stack&-1 stack&-1 stack&-1 stack&-1 stack&-1 stack&-1 stack&-1 stack&-1

    stack&-1 _ t;

    call[chkStkErr];
    skipif[ALU=0];
stkPErrr12:
    error;

    call[getRealStkAddr], rscr _ t-1;
    t # (rscr);
    skipif[ALU=0];
stkM1AddrErr:
    error;

    t _ cml;
    t _ t # (Q_stack);
    skipif[ALU=0];
stkP1ValErr2:
    error;

    t _ rscr;
    (stack)_ t;

    call[chkStkErr];
    skipif[ALU=0];

```

* init the main loop for the main test
 * top of main loop
 * get next stack index or exit loop
 * stackP _ i
 * got stack underflow or overflow
 * isolate the index (exclude top 2 bits)
 * skip this test if it would cause overflow
 * see if stack[stkp] = stkp
 * if not, an earlier execution of this loop clobbered
 * the stack entry at location in t, or this is first time
 * thru, and the initialization didn't work properly.
 * stack[stackP] _ -1, then stackP _ stackP+1
 * got stack underflow or overflow
 * compare stackPAddr from Pointers w/ expected val
 * auto increment of StackP failed. rscr = expected value,
 * t = value from Pointers
 * value at stackp is bad. Q = value from stack
 * t = expected val, rscr = stack's val from Pointers
 * restore t
 * stack["i+1"] _ i+1, stackp _ i.
 * got stack underflow or overflow
 * compare expected stkP (rscr) with
 * actual stkp (t)
 * auto decrement failed
 * see if original stack&+1 _ cml worked
 * stack&+1 seems to have clobbered the
 * (i+1)th value. t = bad bits. Q = value from stack
 * restore t
 * reset stk[stkp] to contain stkp

```

stkpErr13:                                * got stack underflow or overflow
error;

rscr _ t _ t+1;
stkp _ t;                                * check the data modified during "stack&-1" instruction
t _ t # (Q_stack);                       * compare tos with expected valu
skpif[ALU=0];

stkM1ValErr:                             *. Q = value from stack
error;                                    * t = bad bits, rscr = expected value

t _ rscr _ (rscr)-1;                     * t, rscr _ "i"
stkp _ t;                                 * stkp is at i+1 now. Fix it.

call[chkStkErr];
skpif[ALU=0];

stkpErr14:                                * got stack underflow or overflow
error;

Q _ stack;                               * save stack value
stack _ t-t;
PD_(stack);
skpif[ALU=0];

stkByPassErr0:                           * didn't notice that we just zeroed the stack
error;
t _ cml;
stack _ cml;
PD_(stack) # t;
skpif[ALU=0];

stkByPassErr1:                           * didn't notice that we just put all ones
error;                                    * in the stack.

stack _ Q;                               * restore stack

* stack+1 stack+1 stack+1 stack+1 stack+1 stack+1 stack+1 stack+1 stack+1

rscr _ (rscr)+1;                         * compute expected stkp value
t _ cml;
stack+1 _ t;                              * stkp _ i+1, stack[stkp] _ -1

call[chkStkErr];
skpif[ALU=0];

stkpErr15:                                * got stack underflow or overflow
error;

call[getRealStkAddr];
(rscr) # t;
skpif[ALU=0];

stkP1AddrErr2:                           * expected Rscr, got stackp in t, they're different
error;

t _ cml;
t _ t # (Q_stack);                       * check that we loaded -1 into incremented stack location
skpif[ALU=0];                             * Q = value from stack
                                           * t = bad bits

stkP1ValErr3:
error;
t _ rscr;                                 * restore t

* stack-1 stack-1 stack-1 stack-1 stack-1 stack-1 stack-1 stack-1 stack-1

stack _ t;                                * reset stack which was clobbered by "stack+1_cml"

call[chkStkErr];
skpif[ALU=0];

stkpErr16:                                * got stack underflow or overflow
error;

rscr _ t-1;                               * compute expected value of rscr
t _ cml;
stack-1 _ t;                              * (stack-1) _ "-1"

call[chkStkErr];
skpif[ALU=0];

```

```
stkpErr17:                * got stack underflow or overflow
    error;

    call[getRealStkAddr];
    (rscr) # t;            * see if real stkp (t) matches expected stkp (rscr)
    skipif[ALU=0];
stkM1AddrErr2:
    error;

    t _ cml;
    t _ t # (Q_stack);    * compare tos with -1
    skipif[ALU=0];
stkM1ValErr2:
    error;                * Q = value from stack
                        * t = bad bits, expected -1

    t _ rscr;
    (stack) _ t;         * restore t
                        * restore addr as value in stack: stack[stkp]_stkp

    call[chkStkErr];
    skipif[ALU=0];
stkpErr18:                * got stack underflow or overflow
    error;
    noop;                 * for placement

afterStkTest1:
```

```

* November 30, 1978 6:07 PM
%remember, don't execute if i=1, if i+2=77%
  call[getStkPAddr];
  rscr _ t and (77c); * isolate the index (exclude top 2 bits)
  rscr _ (rscr)+1;
  (rscr)-(stkPMaxXC); * skip this test if it would cause overflow
  branch[afterStkTest2, ALU>=0];

  t # (Q_stack); * see if stack[stkp] = stkp
  skipif[ALU=0]; * if not, an earlier execution of this loop clobbered
stkPErr21: * the stack entry at location in t, or this is first time
  error; * thru, and the initialization didn't work properly.
* Q=value from stack

* stack&+2 stack&+2 stack&+2 stack&+2 stack&+2 stack&+2 stack&+2 stack&+2

  stack&+2 _ cml; * stack[stackP] _ -1, then stackP _ stackP+2
  call[chkStkErr];
  skipif[ALU=0];
stk&+2Err0: * got stack underflow or overflow
  error;

  call[getRealStkAddr], rscr_t+(2c); * compare stackPAddr from Pointers w/ expected val
  t #(rscr);
  skipif[ALU=0];
stkP2AddrErr: * auto increment of StackP failed. rscr = expected value,
  error; * t = value from Pointers

  t _ t # (Q_stack);
  skipif[ALU=0];
stkP2ValErr: * value at stackp is bad. Q = value from stack
  error; * t = expected val, rscr = stack's val from Pointers
  t _ rscr; * restore t

* stack&-2 stack&-2 stack&-2 stack&-2 stack&-2 stack&-2 stack&-2 stack&-2 stack&-2

  stack&-2 _ t; * stack["i+2"] _ i+2, stackp _ i.

  call[chkStkErr];
  skipif[ALU=0];
stkPErr22: * got stack underflow or overflow
  error;

  call[getRealStkAddr], rscr _ t-(2c);
  t # (rscr); * compare expected stkP (rscr) with
  skipif[ALU=0]; * actual stkp (t)
stkM2AddrErr: * auto decrement failed
  error;

  t _ cml;
  t _ t # (Q_stack);
  skipif[ALU=0]; * see if original stack&+2 _ cml worked
stkP2ValErr2: * stack&+2 seems to have clobbered the
  error; * (i+2)th value. t = bad bits. Q = value from stack

  t _ rscr; * restore t
  (stack)_ t; * reset stk[stkp] to contain stkp

  call[chkStkErr];
  skipif[ALU=0];
stkPErr23: * got stack underflow or overflow
  error;

  rscr _ t _ t+(2C);
  stkp _ t; * check the data modified during "stack&-2" instruction
  t _ t # (Q_stack); * compare tos with expected valu
  skipif[ALU=0];
stkM2ValErr: * Q = value from stack
  error; * t = bad bits, rscr = expected value

* stack+2 stack+2 stack+2 stack+2 stack+2 stack+2 stack+2 stack+2 stack+2

```

```

t _ rscr _ (rscr)-(2c);          * t, rscr _ "i"
stkp _ t;                        * stkp is at i+2c now. Fix it.

call[chkStkErr];
skpif[ALU=0];

stkpErr24:                      * got stack underflow or overflow
error;

rscr _ t+(2c);                  * compute expected stkp value
t _ cml;
stack+2 _ t;                    * stkp _ i+2, stack[stkp] _ -1

call[chkStkErr];
skpif[ALU=0];

stkpErr25:                      * got stack underflow or overflow
error;

call[getRealStkAddr];
(rscr) # t;
skpif[ALU=0];

stkP2AddrErr2:                 * expected stackP t, got stackp in Rscr, they're different
error;

t _ cml;
t _ t # (Q_stack);
skpif[ALU=0];
stkP2ValErr3:                 * check that we loaded -1 into incremented stack location
error;                          * Q = value from stack
t _ rscr;                        * t = bad bits
                                * restore t

* stack-2 stack-2 stack-2 stack-2 stack-2 stack-2 stack-2 stack-2 stack-2

stack _ t;                      * reset stack which was clobbered by "stack+2_cml"

call[chkStkErr];
skpif[ALU=0];

stkpErr26:                      * got stack underflow or overflow
error;

rscr _ t-(2c);                  * compute expected value of rscr
t _ cml;
stack-2 _ t;                    * (stack-2) _ "-1"

call[chkStkErr];
skpif[ALU=0];

stkpErr27:                      * got stack underflow or overflow
error;

call[getRealStkAddr];
(rscr) # t;
skpif[ALU=0];
* see if real stkp (t) matches expected stkp (rscr)

stkM2AddrErr2:
error;

t _ cml;
t _ t # (Q_stack);
skpif[ALU=0];
* compare tos with -1

stkM2ValErr2:
error;                          * Q = value from stack
                                * t = bad bits, expected -1

t _ rscr;
(stack) _ t;
* restore t
* restore addr as value in stack: stack[stkp]_stkp

call[chkStkErr];
skpif[ALU=0];

stkpErr228:
error;                          * got stack underflow or overflow
noop;                            * for placement

afterStkTest2:

```

```

* December 1, 1978 3:19 PM
%remember, don't execute if i=1, if i+3>=77%
  noop; * placement for afterStkTest2 branch
  call[getStkPAddr];
  rscr _ t and (77c); * isolate the index (exclude top 2 bits)
  rscr _ (rscr)+(2c);
  (rscr)-(stkPMaxXC); * skip this test if it would cause overflow
  branch[afterStkTest3, ALU>=0];

  t # (Q_stack);
  skipif[ALU=0]; * see if stack[stkp] = stkp
* if not, an earlier execution of this loop clobbered
stkPErr31: * the stack entry at location in t, or this is first time
  error; * thru, and the initialization didn't work properly.
* Q=value from stack

* stack&+3 stack&+3 stack&+3 stack&+3 stack&+3 stack&+3 stack&+3 stack&+3

  stack&+3 _ cml; * stack[stackP] _ -1, then stackP _ stackP+3
  call[chkStkErr];
  skipif[ALU=0];
stk&+3Err0: * got stack underflow or overflow
  error;

  call[getRealStkAddr], rscr_t+(3c); * compare stackPAddr from Pointers w/ expected val
  t #(rscr);
  skipif[ALU=0];
stkP3AddrErr: * auto increment of StackP failed. rscr = expected value,
  error; * t = value from Pointers

  t _ t # (Q_stack);
  skipif[ALU=0];
stkP3ValErr: * value at stackp is bad. Q = value from stack
  error; * t = expected val, rscr = stack's val from Pointers
  t _ rscr; * restore t

* stack&-3 stack&-3 stack&-3 stack&-3 stack&-3 stack&-3 stack&-3 stack&-3 stack&-3

  stack&-3 _ t; * stack["i+3"] _ i+3, stackp _ i.

  call[chkStkErr];
  skipif[ALU=0];
stkPErr32: * got stack underflow or overflow
  error;

  call[getRealStkAddr], rscr _ t-(3c);
  t #(rscr); * compare expected stkP (rscr) with
  skipif[ALU=0]; * actual stkp (t)
stkM3AddrErr: * auto decrement failed
  error;

  t _ cml;
  t _ t # (Q_stack);
  skipif[ALU=0]; * see if original stack&+3 _ cml worked
stkP3ValErr2: * stack&+3 seems to have clobbered the
  error; * (i+3)th value. t = bad bits. Q = value from stack

  t _ rscr; * restore t
  (stack)_ t; * reset stk[stkp] to contain stkp

  call[chkStkErr];
  skipif[ALU=0];
stkPErr33: * got stack underflow or overflow
  error;

  rscr _ t _ t+(3C);
  stkp _ t; * check the data modified during "stack&-3" instruction
  t _ t # (Q_stack); * compare tos with expected valu
  skipif[ALU=0];
stkM3ValErr: *. Q = value from stack
  error; * t = bad bits, rscr = expected value

* stack+3 stack+3 stack+3 stack+3 stack+3 stack+3 stack+3 stack+3 stack+3

```

```

t _ rscr _ (rscr)-(3c);          * t, rscr _ "i"
stkp _ t;                        * stkp is at i+3c now. Fix it.

call[chkStkErr];
skpif[ALU=0];

stkpErr34:                      * got stack underflow or overflow
error;

rscr _ t+(3c);                  * compute expected stkp value
t _ cml;                         *
stack+3 _ t;                      * stkp _ i+3, stack[stkp] _ -1

call[chkStkErr];
skpif[ALU=0];

stkpErr35:                      * got stack underflow or overflow
error;

call[getRealStkAddr];
(rscr) # t;
skpif[ALU=0];
stkP3AddrErr2:                  * expected stackP t, got stkp in Rscr, they're different
error;

t _ cml;
t _ t # (Q_stack);              * check that we loaded -1 into incremented stack location
skpif[ALU=0];                   * Q = value from stack
stkP3ValErr3:                  * t = bad bits
error;                            *
t _ rscr;                        * restore t

* stack-3 stack-3 stack-3 stack-3 stack-3 stack-3 stack-3 stack-3 stack-3

stack _ t;                       * reset stack which was clobbered by "stack+3_cml"

call[chkStkErr];
skpif[ALU=0];

stkpErr36:                      * got stack underflow or overflow
error;

rscr _ t-(3c);                  * compute expected value of rscr
t _ cml;                         *
stack-3 _ t;                      * (stack-3) _ "-1"

call[chkStkErr];
skpif[ALU=0];

stkpErr37:                      * got stack underflow or overflow
error;

call[getRealStkAddr];
(rscr) # t;                      * see if real stkp (t) matches expected stkp (rscr)
skpif[ALU=0];

stkM3AddrErr2:                  *
error;

t _ cml;
t _ t # (Q_stack);              * compare tos with -1
skpif[ALU=0];                   *
stkM3ValErr2:                  * Q = value from stack
error;                            * t = bad bits, expected -1

t _ rscr;                        * restore t
(stack) _ t;                     * restore addr as value in stack: stack[stkp]_stkp

call[chkStkErr];
skpif[ALU=0];

stkpErr38:                      * got stack underflow or overflow
error;                            *
noop;                             * for placement

afterStkTest3:

```

```

* December 1, 1978 4:57 PM
%remember, don't execute if i=1, if i+4>=77%
  noop; * placement for the afterStkTest3 check
  call[getStkPAddr];
  rscr _ t and (77c); * isolate the index (exclude top 2 bits)
  rscr _ (rscr)+(3c);
  (rscr)-(stkPMaxXC); * skip this test if it would cause overflow
  branch[afterStkTest4, ALU>=0];

  t # (Q_stack);
  skipif[ALU=0]; * see if stack[stkp] = stkp
* if not, an earlier execution of this loop clobbered
stkpErr41: * the stack entry at location in t, or this is first time
  error; * thru, and the initialization didn't work properly.
* Q=value from stack

* Simulate stack&+4 -- hardware can perform stack&+3 as maximum increment

  stack&+3 _ cml; * stack[stackP] _ -1, then stackP _ stackP+4
  stkp+1; * simulate +4
  call[chkStkErr];
  skipif[ALU=0];
stk&+4Err0: * got stack underflow or overflow
  error;

  call[getRealStkAddr], rscr_t+(4c); * compare stackPAddr from Pointers w/ expected val
  t # (rscr);
  skipif[ALU=0];
stkP4AddrErr: * auto increment of StackP failed. rscr = expected value,
  error; * t = value from Pointers

  t _ t # (Q_stack);
  skipif[ALU=0];
stkP4ValErr: * value at stackp is bad. Q = value from stack
  error; * t = expected val, rscr = stack's val from Pointers
  t _ rscr; * restore t

* stack&-4 stack&-4 stack&-4 stack&-4 stack&-4 stack&-4 stack&-4 stack&-4 stack&-4

  stack&-4 _ t; * stack["i+4"] _ i+4, stackp _ i.

  call[chkStkErr];
  skipif[ALU=0];
stkpErr42: * got stack underflow or overflow
  error;

  call[getRealStkAddr], rscr _ t-(4c);
  t # (rscr); * compare expected stkP (rscr) with
  skipif[ALU=0]; * actual stkp (t)
stkM4AddrErr: * auto decrement failed
  error;

  t _ cml;
  t _ t # (Q_stack);
  skipif[ALU=0]; * see if original stack&+4 _ cml worked
stkP4ValErr2: * stack&+4 seems to have clobbered the
  error; * (i+4)th value. t = bad bits. Q = value from stack

  t _ rscr; * restore t
  (stack)_ t; * reset stk[stkp] to contain stkp

  call[chkStkErr];
  skipif[ALU=0];
stkpErr43: * got stack underflow or overflow
  error;

  rscr _ t _ t+(4C);
  stkp _ t; * check the data modified during "stack&-4" instruction
  t _ t # (Q_stack); * compare tos with expected valu
  skipif[ALU=0];
stkM4ValErr: *. Q = value from stack
  error; * t = bad bits, rscr = expected value

```



```

* stack+4 stack+4 stack+4 stack+4 stack+4 stack+4 stack+4 stack+4 stack+4 stack+4

    t _ rscr _ (rscr)-(4c);          * t, rscr _ "i"
    stkp _ t;                        * stkp is at i+4c now. Fix it.

    call[chkStkErr];
    skipif[ALU=0];
stkpErr44:                          * got stack underflow or overflow
    error;

    rscr _ t+(4c);                  * compute expected stkp value
    t _ cml;
    stkp+1;                          * simulate stack+4
    stack+3 _ t;                     * stkp _ i+4, stack[stkp] _ -1

    call[chkStkErr];
    skipif[ALU=0];
stkpErr45:                          * got stack underflow or overflow
    error;

    call[getRealStkAddr];
    (rscr) # t;
    skipif[ALU=0];
stkP4AddrErr2:                      * expected stackP t, got stackp in Rscr, they're different
    error;

    t _ cml;
    t _ t # (Q_stack);              * check that we loaded -1 into incremented stack location
    skipif[ALU=0];                  * Q = value from stack
stkP4ValErr3:                       * t = bad bits
    error;
    t _ rscr;                        * restore t

* stack-4 stack-4 stack-4 stack-4 stack-4 stack-4 stack-4 stack-4 stack-4 stack-4

    stack _ t;                       * reset stack which was clobbered by "stack+4_cml"

    call[chkStkErr];
    skipif[ALU=0];
stkpErr46:                          * got stack underflow or overflow
    error;

    rscr _ t-(4c);                  * compute expected value of rscr
    t _ cml;
    stack-4 _ t;                    * (stack-4) _ "-1"

    call[chkStkErr];
    skipif[ALU=0];
stkpErr47:                          * got stack underflow or overflow
    error;

    call[getRealStkAddr];
    (rscr) # t;                      * see if real stkp (t) matches expected stkp (rscr)
    skipif[ALU=0];
stkM4AddrErr2:
    error;

    t _ cml;
    t _ t # (Q_stack);              * compare tos with -1
    skipif[ALU=0];
stkM4ValErr2:                       * Q = value from stack
    error;                           * t = bad bits, expected -1

    t _ rscr;                        * restore t
    (stack) _ t;                     * restore addr as value in stack: stack[stkp]_stkp

    call[chkStkErr];
    skipif[ALU=0];
stkpErr48:                          * got stack underflow or overflow
    error;
    noop;                             * for placement

```

```
afterStkTest4:  
    branch[stkTestL];  
stkTestXitL:  
    branch[stkTopL];
```

* November 27, 1978 10:31 AM.

```

iStkPAddr: subroutine;
    return, stackPAddr _ t-t;          * first valid index is one.

nextStkPAddr: subroutine;          * stack indeces are 6 bits long.
* Return (stackPAddr OR stackPtopBits) in T. It's an 8 bit address.
* ALU#0 =>valid value.

    klink _ link;
    t _ stackPAddr _ (stackPAddr) + 1; * increment the index
    t and (77c);                       * check for 6 bit overflow
    skipif[ALU=0], t _ t + (stackPtopBits); * OR the top two bits into returned value
    skip, rscr _ 1c;                   * indicate valid value
    rscr _ t-t;                         * indicate invalid value
    returnAndBranch[klink, rscr];

getStkPAddr: subroutine;
    t _ stackPAddr;
    return, t _ t + (stackPtopBits);

iTopStkBits: subroutine;
    t _ (r0) - (100c);
    return, stackPtopBits _ t;          * first valid index is zero.

nextTopStkBits: subroutine;
    klink _ link;
    top level;
    t _ stackPtopBits _ (stackPtopBits)+(100c);
    t - (400c);
    skipif[ALU#0], rscr _ 1c;
    rscr _ t-t;
    returnAndBranch[klink, rscr];

getRealStkAddr: subroutine;
    t _ TIOA&Stkp;
    return, t _ t and (377c);

chkStkErr: subroutine;          * rtn w/ ALU#0 ==> stk (underflow or overflow).
* Clobber rscr2 _ Pointers[]
    rscr2 _ Pointers[];
    return, rscr2 _ (rscr2) AND (pointers.stkErr);
    top level;
stkXitTopL:

```

* September 3, 1977 2:25 PM

%

TEST CARRY20 FUNCTION

This function causes a 1 go be or'd into the carry out bit that is used as input to bit 11 in the alu. Given that there was not already a carry, this function has the effect of adding 20B to the value in the alu.

%

carry20Test:

```

t_rscr_17C;
t_t+(r0),CARRY20;
rscr2 _ 37C;
t_t#(rscr2);
skpif[ALU=0];
error;                                * T NE 17B + 0 + CARRY20

t_rscr;
t_t+(r1),CARRY20;                      * t_17B+1+CARRY20
rscr2_20C;
t_t#(rscr2);
skpif[ALU=0];
error;                                * T NE 17B+1=20(=17B+1+CARRY20)

t_r0;
t_t+(r0),CARRY20;                      * t_0+0+CARRY20
rscr2_20C;
t_t#(rscr2);
skpif[ALU=0];
error;                                * T NE 20B=0+0+CARRY20

t_r0;
t_t-(rscr2);                            * t_-20B=(0-20B)
t_t+(r0),CARRY20;
skpif[ALU=0];
error;

```

* September 11, 1977 1:57 PM

%

TEST XORCARRY FUNCTION

XORCARRY causes the carry in bit for bit 15 of the alu to be xor'd. Normally this bit is 0. When the bit is one, alu arithmetic functions will see a carry into bit 0. For A-B the ALUFM is programmed to provide a one and XORCARRY will leave a result one less than expected.

%

xorCarryTest:

t_(r0)+(r0),XORCARRY;
t_t#(r1);
skpif[ALU=0];
error;

* 1 = 0+0+XORCARRY

t_r1;
t_t+(r0),XORCARRY;
t_t#(2C);
skpif[ALU=0];

xorCarryb:

error;

* 2= 0+1+XORCARRY

t_r1;
t_t+(r1),XORCARRY;
t_t#(3C);
skpif[ALU=0];

xorCarryc:

error;

* 3= 1+1+XORCARRY

t_RM1;
t_t+(r0),XORCARRY;
skpif[ALU=0];

xorCarryd:

error;

* 0= -1+XORCARRY

t_(r0)AND(r0),XORCARRY;
skpif[ALU=0];

xorCarrye:

error;

* CIN SHOULD BE IGNORED ON LOGICAL OPS!

t_(r1)AND(r1),XORCARRY;
t_t#(r1);
skpif[ALU=0];

xorCarryf:

error;

* SHOULD BE 1. CIN IGNORED ON LOGICAL OPS

t_(RM1)OR(RM1),XORCARRY;
t_t#(RM1);
skpif[ALU=0];

xorCarryg:

error;

* SHOULD BE -1. CIN IGNORED ON LOGICAL OPS

t_(r1)-(r1),XORCARRY;
t_t#(RM1);
skpif[ALU=0];

xorCarryh:

error;

* BWL SEZ THIS SHOULD BE -1. IE.,

* R1-R1 causes 1+1777777, but xorcarry causes the op to become,
* 1+177776 because "A-B" uses carryin = 1, and xorcarry causes it to be
* zero!

* September 12, 1977 9:52 AM

%

TEST USESAVEDCARRY

This function causes the alu carry bit from the last instruction to be used as the carry in bit to bit 15 during the current instruction. This bit is usually provided by the alufm and is usually zero (its the bit complemented by the xorcarry function).

%

%

savedCarry:

T_(RHIGH1)+(RHIGH1);
T_T+(R0),USESAVEDCARRY;
T_T#(R1);
SKPIF[ALU=0];
ERROR;

commented out

* T_0, CARRY_1
* T_0+0+LAST CARRY

* EXPECTED 1, USED LASTCARRY=1

T_(RM1)+(RM1);
T_T+(R1),USESAVEDCARRY;
SKPIF[ALU=0];

* T_-2, CARRY _1
* T_-2+1+LAST CARRY

savedCarryB:

ERROR;

* EXPECTED 0, USED LASTCARRY=1

T_(R0)+(R0);
T_(R1)+(R1),USESAVEDCARRY;
T_T#(2C);
SKPIF[ALU=0];

* T_0, CARRY_0
* T_1+1+LAST CARRY

savedCarryC:

ERROR;

* EXPECTED 2, USED LASTCARRY=0

T_(R0)+(R0);
T_(RM1)+(RM1),USESAVEDCARRY;
T_T#(177776C);
SKPIF[ALU=0];

* T_0, CARRY_0
* T_(-1)+(-1)+LAST CARRY

savedCarryD:

ERROR;

* EXPECTED -2, USED LASTCARRY=0

T_(RM1)+(RM1);
T_(R1)+(R1),USESAVEDCARRY;
T_T#(3C);
SKPIF[ALU=0];

* T_-2, CARRY_1
* T_1+1+LAST CARRY

savedCarryE:

ERROR;

* EXPECTED 3, USED LASTCARRY=1

commented out%

* September 14, 1977 12:03 PM

%

TEST MULTIPLY STEP.

MULTIPLY works as follows:

H3[0:15] _ CARRY,,ALU[0:14] ==> CARRY,,ALU/2

Q[0:15] _ ALU[15],,Q[0:14] ==> ALU[15],,Q/2

Q[14] OR'D INTO TNIA[10] AS SLOW BRANCH! ==> ADDR OR'D 2 IF Q[14]=1

These tests invoke mulCheck, a subroutine that performs two services:

1) T_T+RSCR,MULTIPLY

2) RSCR2_1 IF Q[14] BRANCH IS TAKEN (ZERO OTHERWISE)

ERRORS are numbered 1 thru 3:

mulXerr1 ==> T value wrong (H3)

mulXerr2 ==> Q[14] branch wrong

mulXerr3 ==> Q value wrong

%

multiplyTest:

* Q[14]=0, CARRY=0, ALU15=0

t_Q_r0;

rscr_t;

call[mulCheck]; * t_t+rscr,MULTIPLY==>ALU_0, CARRY_0

skpif[R EVEN],rscr2_rscr2;

mulAerr1:

error; * TOOK Q[14]=1 BRANCH

t_t;

skpif[ALU=0];

mulAerr2:

error; * CARRY,,(0+0)/2 SHOULD BE ZERO

t_Q;

skpif[ALU=0];

mulAerr3:

error; * ALU15,,Q[0:14] SHOULD BE ZERO

* Q[14]=0, CARRY=1, ALU15=0

multiplyB: * Q=0; t_-1+1,MULTIPLY

Q_r0;

rscr_r1;

call[mulCheck],t_rml; * t_t+rscr,MULTIPLY==>ALU_0, CARRY_1

skpif[R EVEN], rscr2_rscr2;

mulBerr1:

error; * TOOK Q[14]=1 BRANCH

t_t#(rhigh1); *-1+1 GENERATES CARRY BIT

skpif[ALU=0];

mulBerr2:

error; * CARRY,,(0+0)/2 SHOULD BE 100000

t_Q; * -1+1 WOULD LEAVE ALU15=0

skpif[ALU=0];

mulBerr3:

error; * ALU15,,Q[0:14] SHOULD BE ZERO

* Q[14]=0, CARRY=0, ALU15=1

multiplyC: * Q=0; t_0+1,MULTIPLY

t_Q_r0;

rscr_r1;

call[mulCheck]; * t_t+rscr,MULTIPLY==>ALU_1, CARRY_0

skpif[R EVEN], rscr2_rscr2;

mulCerr1:

error; * TOOK Q[14]=1 BRANCH

t_t; * 0+1==> CARRY_0

skpif[ALU=0];

mulCerr2:

error; * CARRY,,(0+1)/2 SHOULD BE 0

t_(rhigh1)#(Q); * 0+1 WOULD LEAVE ALU15=1

skpif[ALU=0];

```

mulCerr3:
    error; * ALU15,,Q[0:14] SHOULD BE 100000

*
    Q[14]=0, CARRY=1, ALU15=1
multiplyD: * Q=0; t_100001+100000,MULTIPLY
    Q_r0;
    t_rscr_rhigh1;
    call[mulCheck],t_t+(r1); * t_t+rscr,MULTIPLY==>ALU_1, CARRY_1
    skipif[R EVEN], rscr2_rscr2;
mulDerr1:
    error; * TOOK Q[14]=1 BRANCH

    t_t#(rhigh1); * 1000001+100000==> CARRY_1
    skipif[ALU=0];
mulDerr2:
    error; * CARRY,,(1000001+100000)/2 SHOULD BE 100000

    t_(rhigh1)#(Q); * 1000001+100000 WOULD LEAVE ALU15=1
    skipif[ALU=0];
mulDerr3:
    error; * ALU15,,Q[0:14] SHOULD BE 100000

multiplyE:
*
    t_(r1)+(r1);
    Q_t;
    t_r0;
    rscr_t;
    call[mulCheck];
    skipif[R ODD],rscr2_rscr2;
mulEerr1:
    error;
    t_t;
    skipif[ALU=0];
mulEerr2:
    error;
    t_(r1)#(Q);
    skipif[ALU=0];
mulEerr3:
    error;
*
    Q[14]=1, CARRY=0, ALU15=0
    * Q[14]_1
    * t_t+rscr,MULTIPLY==>ALU_0, CARRY_0
    * DIDN'T TAKE Q[14]=1 BRANCH
    * CARRY,,(0+0)/2 SHOULD BE ZERO
    * ALU15,,Q[0:14] SHOULD BE 1
    Q[14]=1, CARRY=1, ALU15=0
    * Q=1; t_-1+1,MULTIPLY
    * Q[14]_1
    * t_t+rscr,MULTIPLY==>ALU_0, CARRY_1
    * DIDN'T TAKE Q[14]=1 BRANCH
    * -1+1 GENERATES CARRY BIT
    * CARRY,,(0+0)/2 SHOULD BE 100000
    * -1+1 WOULD LEAVE ALU15=0
    * ALU15,,Q[0:14] SHOULD BE 1
    Q[14]=1, CARRY=0, ALU15=1
    * Q=1; t_0+1,MULTIPLY
    * Q[14]_1
    * t_t+rscr,MULTIPLY==>ALU_1, CARRY_0
mulGerr1:

```



```

error; * DIDN'T TAKE Q[14]=1 BRANCH

t_t; * 0+1==> CARRY_0
skpif[ALU=0];

mulGerr2: * CARRY,,(0+1)/2 SHOULD BE 0
error;

t_(rhigh1)+1; * 0+1 WOULD LEAVE ALU15=1
t_t#(Q);
skpif[ALU=0];

mulGerr3: * ALU15,,Q[0:14] SHOULD BE 100001
error;

* Q[14]=1, CARRY=1, ALU15=1
multiplyH: * Q=2; t_100001+100000,MULTIPLY
t_(r1)+(r1); * Q[14]_1
Q_t; *
t_rscr_rhigh1; * t_t+rscr,MULTIPLY==>ALU_1, CARRY_1
call[mulCheck],t_t+(r1);
skpif[R ODD], rscr2_rscr2;

mulHerr1: * DIDN'T TAKE Q[14]=1 BRANCH
error; * 1000001+100000==> CARRY_1

t_t#(rhigh1);
skpif[ALU=0];

mulHerr2: * CARRY,,(1000001+100000)/2 SHOULD BE 100000
error; * 1000001+100000 WOULD LEAVE ALU15=1

t_(rhigh1)+1;
t_t#(Q);
skpif[ALU=0];

mulHerr3: * ALU15,,Q[0:14] SHOULD BE 100001
error;

multiplyJ:
* Q_r01=>Q[14]=0; CARRY=0,ALU15=0
t_r01; * Q[14]_0
Q_t; *
t_r0; *
rscr_t; * t_t+rscr,MULTIPLY==>ALU_0, CARRY_0
call[mulCheck];
skpif[R EVEN],rscr2_rscr2;

mulJerr1: * TOOK Q[14]=1 BRANCH
error;

t_t;
skpif[ALU=0];

mulJerr2: * CARRY,,(0+0)/2 SHOULD BE ZERO
error;

t_(r01) RSH 1;
t_t#(Q);
skpif[ALU=0];

mulJerr3: * ALU15,,Q[0:14] SHOULD BE (r01) RSH 1
error;

multiplyK:
* Q_r10=>Q[14]=1; CARRY=0,ALU15=0
t_r10; * Q[14]_1
Q_t; *
t_r0; *
rscr_t; * t_t+rscr,MULTIPLY==>ALU_0, CARRY_0
call[mulCheck];
skpif[R ODD],rscr2_rscr2;

mulKerr1: * DIDN'T TAKE Q[14]=1 BRANCH
error;

t_t;
skpif[ALU=0];

mulKerr2: * CARRY,,(0+0)/2 SHOULD BE ZERO
error;

```

```
t_(r10) RSH 1;
t_t#(Q);
skpif[ALU=0];
mulKerr3:
error;                                * ALU15,,Q[0:14] SHOULD BE (r10) RSH 1

mulDone: BRANCH[afterMul];
```

* September 11, 1977 2:46 PM

%

MULCHECK

This subroutine performs,
t_t+(rscr),MULTIPLY;

It sets rscr2=0 IF Q[14] branch DID NOT HAPPEN.
It sets rscr2=1 IF Q[14] branch DID HAPPEN

T and rscr2 ARE CLOBBERED! IT ASSUMES r0=0, r1=1.

%

SUBROUTINE;

mulCheck:

t_t+(rscr),MULTIPLY, GLOBAL, AT[700];

GOTO[.+1];

rscr2_r0,AT[701];

RETURN;

rscr2_r1,AT[703];

RETURN;

TOP LEVEL;

afterMul:

* September 14, 1977 12:03 PM

%

DIVIDE TEST

H3 _ ALU[1:15],,Q[0] ==> H3_ 2*ALU,,Q[0]
Q _ Q[1:15], CARRY ==> Q _ 2*Q,,CARRY

%

divideTest:

*

Q_r0;
t_(r1)+(r1),DIVIDE;
t_t#(4C);
skpif[ALU=0];
error;

Q0=0, CARRY=0

* t_1+1,DIVIDE==> CARRY_0,

* 2*(1+1)=4, Q0=0

t_Q;
skpif[ALU=0];
error;

* CARRY WAS ZERO, Q SHOULD BE ZERO

divB:

*

Q_r0;
t_rhigh1;
t_t+(r1);
t_t+(rhigh1),DIVIDE;
t_t#(2C);
skpif[ALU=0];
error;

Q0=0, CARRY=1

* T = 100001

* t_100001+100000,DIVIDE==>ALU=1, CARRY=1

* 2*(1+1)=4, Q0=0

t_(r1)#(Q);
skpif[ALU=0];
error;

* 2*0,,CARRY SHOULD BE 1

divC:

*

Q_rhigh1;
t_(r1)+(r1),DIVIDE;
t_t#(5C);
skpif[ALU=0];
error;

Q0=1, CARRY=0

* t_1+1,DIVIDE==>ALU=2, CARRY=0

* 2*(2),,Q[0]=5

t_(Q);
skpif[ALU=0];
error;

* Q[1:15],,CARRY SHOULD BE ZERO

divD:

*

t_Q_rhigh1;
t_t+(r1);
t_t+(rhigh1),DIVIDE;
t_t#(3C);
skpif[ALU=0];
error;

Q0=1, CARRY=1

* SET Q[0] TO ONE

* T = 100001

* t_100001+100000,DIVIDE==>ALU=1, CARRY=1

* 2*(1),,Q[0]=3

t_(r1)#(Q);
skpif[ALU=0];
error;

* 2*0,,CARRY SHOULD BE 1

divE:

*

Q_r01;
t_(rhigh1)+1;
t_t+(rhigh1),DIVIDE;
t_t#(2C);
skpif[ALU=0];
error;

Q_r01=>Q0=0, CARRY=1

* T = 100001

* t_100001+100000,DIVIDE==>ALU=1, CARRY=1

* 2*(1),,Q[0]=2

t_(r01) LSH 1;
t_t+(r1);
t_t#(Q);
skpif[ALU=0];

* ADD ONE FOR CARRY

error;

* 2*r01,,CARRY SHOULD BE ((r01)LSH 1)+1

* May 1, 1909 1:09 PM

%

CDIVIDE TEST

H3 _ ALU[1:15],,Q[0] ==> H3_ 2*ALU,,Q[0]
 Q _ Q[1:15], CARRY ==> Q _ 2*Q,,CARRY' (COMPLEMENTED CARRY)

%

CdivideTest:

*

Q_r0; Q0=0, CARRY=0
 t_(r1)+(r1),CDIVIDE; *t_1+1,DIVIDE==> CARRY_0
 t_t#(4C);
 skipif[ALU=0];
 error; * 2*(1+1)=4, Q0=0

 t_(r1)#(Q);
 skipif[ALU=0]; * CARRY' WAS 1, Q SHOULD BE 1
 error;

CdivB:

*

Q_r0; Q0=0, CARRY=1
 t_rhigh1;
 t_t+(r1); * T = 100001
 t_t+(rhigh1),CDIVIDE; * t_100001+100000,DIVIDE==>ALU=1, CARRY=1
 t_t#(2C);
 skipif[ALU=0];
 error; * 2*(1+1)=4, Q0=0

 t_(Q);
 skipif[ALU=0]; * 2*0,,CARRY' SHOULD BE 0
 error;

CdivC:

*

Q_rhigh1; Q0=1, CARRY=0
 t_(r1)+(r1),CDIVIDE; * t_1+1,DIVIDE==>ALU=2, CARRY=0
 t_t#(5C);
 skipif[ALU=0];
 error; * 2*(1),,Q[0]=3

 t_(r1)#(Q);
 skipif[ALU=0]; * Q[1:15],,CARRY' SHOULD BE 1
 error;

CdivD:

*

T_Q_rhigh1; Q0=1, CARRY=0
 T_T+(R1); * SET Q[0] TO ONE
 T_T+(rhigh1),CDIVIDE; * T = 100001
 T_T#(3C); * T_100001+100000,DIVIDE==>ALU=1, CARRY=1
 skipif[ALU=0];
 ERROR; * 2*(1),,Q[0]=3

 T_(Q);
 skipif[ALU=0]; * 2*0,,CARRY' SHOULD BE 0
 ERROR;

CdivE:

*

Q_R01; Q_R01=>Q0=0, CARRY=1
 T_(rhigh1)+1; * T = 100001
 T_T+(rhigh1),CDIVIDE; * T_100001+100000,CDIVIDE==>ALU=1, CARRY=1
 T_T#(2C);
 skipif[ALU=0];
 ERROR; * 2*(1),,Q[0]=2

 T_(R01) LSH 1;
 T_T#(Q);
 skipif[ALU=0]; * 2*R01,,CARRY' SHOULD BE (R01)LSH 1
 ERROR;

* September 9, 1977 5:09 PM

%

TEST 8 WAY SLOW B DISPATCH

Go thru the loop 16 times to make sure that only the low 3 bits are
or'd into next pc. keep counter in Q, loop control in CNT.

%

slowBr:

cnt_17s;
t_q_r0;
rscr2_7C;

* THIS WILL BE A 3 BIT MASK

slowBrL:

t_rml;
rscr_t;
t_q;
BDISPATCH_t;
branch[BDTb1];

* TOP OF LOOP

* DO DISPATCH W/ BITS IN T (=Q)

slowBRnoBr:

error;

* should have branched and didn't

bdConverge:

t_(rscr2)AND(q);
t_t#(rscr);
branch[.+2,ALU=0];

* MASK DISPATCH VALUE

slowBRbadBr:

error;

* DIDN'T GO WHERE WE EXPECTED

t_(r1)+(q);
loopChk[slowBrL,CNT#0&-1],q_t;

* GET NEXT VALUE FOR DISPATCH

afterBD:

goto[afterKernel4];

SET[BDTb1Loc,5110];

BDTb1:

goto[bdConverge], rscr_r0, AT[BDTb1Loc];
goto[bdConverge], rscr_r1, AT[BDTb1Loc,1];
goto[bdConverge], rscr_2C, AT[BDTb1Loc,2];
goto[bdConverge], rscr_3C, AT[BDTb1Loc,3];
goto[bdConverge], rscr_4C, AT[BDTb1Loc,4];
goto[bdConverge], rscr_5C, AT[BDTb1Loc,5];
goto[bdConverge], rscr_6C, AT[BDTb1Loc,6];
goto[bdConverge], rscr_7C, AT[BDTb1Loc,7];
goto[bdConverge], rscr_10C, AT[BDTb1Loc,10]; * shouldn't be here
goto[bdConverge], rscr_11C, AT[BDTb1Loc,11]; * shouldn't be here
goto[bdConverge], rscr_12C, AT[BDTb1Loc,12]; * shouldn't be here
goto[bdConverge], rscr_13C, AT[BDTb1Loc,13]; * shouldn't be here
goto[bdConverge], rscr_14C, AT[BDTb1Loc,14]; * shouldn't be here
goto[bdConverge], rscr_15C, AT[BDTb1Loc,15]; * shouldn't be here
goto[bdConverge], rscr_16C, AT[BDTb1Loc,16]; * shouldn't be here
goto[bdConverge], rscr_17C, AT[BDTb1Loc,17]; * shouldn't be here