

# D A N D E L I O N   S C H E M A T I C S

C e n t r a l   P r o c e s s o r  
w i t h  
1 6 K   C o n t r o l   S t o r e  
&  
D E S   E n c r y p t i o n

PAGE	TITLE	PAGE	TITLE
01	PROM Index & Font 4 Macros	19	Control Store Bank 0
02	2901 ALUs	20	Control Store Bank 1
03	Look-ahead, Shift Ends, Cin	21	Control Store Bank 2
04	SU Registers	22	Control Store Bank 3
05	RH Register, stackP	23	Control Store Parity Checking Logic
06	IB - Instruction Prefetch Buffer	24	IOP Data Out Multiplexor/Drivers
07	XBus: LRotn, RH, ZeroHigh X	25	Bank Register, NIA Register
08	XBus: IB, Constants, ErrIntstackP	26	CS Address Terminators & Pullups
09	Microinstruction register	27	Debugger Box Connector
10	Microinstruction Decoding I	28	Gate Allocation & Spare Parts
11	Microinstruction Decoding II	29	DES Encryption Logic
12	Dispatch/Branch	30	DES Data Sheet and Clock Generator
13	pNIA, pTC (Branching)	31	DES Finite State Machines
14	TPC, TC, Link	32	DES FSM State Diagrams
15	Schedule, Switch, Tasks	33	DES Timing Diagrams
16	Error, Emulator, Kernel Proms	34	DES Timing - Overview & Pipelining
17	Clocks, Wait Logic	35	General Purpose 8-bit port
18	IOP Data In Buffers, CS Write logic	36	PC Odds & Ends

These drawings use the following [SIL] User.cm parameters:

0 = Helvetica10  
1 = Helvetica7  
3 = Gates32  
5 = Sil.lb5  
6 = Sil.lb6  
7 = Sil.lb7  
8 = CAS.lb8

All files are kept on [Indigo]<Dandelion>

Butler Lampson designed this processor.  
Robert Garner implemented the design.  
Tony West expanded the CS to 16K and added DES.  
David Boggs engineered the printed circuit board.

Prom Name	Rev	Part No.	Location	Page	Comments
SwitchProm	R	F93427	i14	14	New Rev for 16K Control Store C256 x 4
KernPC16Prom	B	F93427	h14	15	Standard 256 x 4
CSIntProm	D	F93453	e20	22	Standard 1K x 4
StackVirtProm	I	F93427	h24	15	Standard 256 x 4
ScheduleProm	D	F93453	h18	14	Standard 1K x 4
ErrorProm	E	F93453	g14	15	Standard 1K x 4
IBProm-PC.0	G	F93453	i17	05	Standard 1K x 4
IBProm-PC.4	G	F93453	h17	05	Standard 1K x 4
DesMpProm.0	B	F93427	a16	33	Added to control DES logic 256 x 4
DesMpProm.4	B	F93427	b16	33	Added to control DES logic 256 x 4
DesSpProm	A	F93427	b15	33	Added to control DES logic 256 x 4


Prom files are stored on [Indigo]<Dandelion>CPE>Proms>\*

Bringover /a[Indigo]<Dandelion>CPE>DfFiles>Proms.dfto fetch all files, sources, tools, etc.

Labels:

Switch i14 Rev-R	KernPC16 h14 Rev-B	CSInt e20 Rev-D	StackVirt h24 Rev-I	Schedule h18 Rev-D	Error q14 Rev-E	IB-PC.0 i17 Rev-G	IB-PC.4 h17 Rev-G	DesMp.0 a16 Rev-B	DesMp.4 b16 Rev-B	DesSp b15 Rev-A
Switch i14 Rev-R	KernPC16 h14 Rev-B	CSInt e20 Rev-D	StackVirt h24 Rev-I	Schedule h18 Rev-D	Error q14 Rev-E	IB-PC.0 i17 Rev-G	IB-PC.4 h17 Rev-G	DesMp.0 a16 Rev-B	DesMp.4 b16 Rev-B	DesSp b15 Rev-A
Switch i14 Rev-R	KernPC16 h14 Rev-B	CSInt e20 Rev-D	StackVirt h24 Rev-I	Schedule h18 Rev-D	Error q14 Rev-E	IB-PC.0 i17 Rev-G	IB-PC.4 h17 Rev-G	DesMp.0 a16 Rev-B	DesMp.4 b16 Rev-B	DesSp b15 Rev-A
Switch i14 Rev-R	KernPC16 h14 Rev-B	CSInt e20 Rev-D	StackVirt h24 Rev-I	Schedule h18 Rev-D	Error q14 Rev-E	IB-PC.0 i17 Rev-G	IB-PC.4 h17 Rev-G	DesMp.0 a16 Rev-B	DesMp.4 b16 Rev-B	DesSp b15 Rev-A

Font 4 Macros



Important Notes:

Only macros 0-9 are valid component names and will not be expanded by Analyze.

Some of these drawings contain instances of the macros above.


Those that do have a warning on them, see below left.

There is a corresponding CPEDict.analyze that should be prepended to the dictionary chain.

Warning: This drawing contains font 4 macros!



[00-03]

[04-07]





[08-11]






[12-15]



2901C Timing		As of 10/05/82	
Setup	sh,,aD	10	
Setup	aF	30	
Setup	aS	30	
rA	to G,P	37	rA to Y 40
D	to G,P	30	D to Y 30
			Cn to Y 22
rA	to Cout	40	aS to Y 35
D	to Cout	30	aF to Y 35
Cin	to Cout	20	aD to Y 25



aD.0 = 0 implies right shift



#### SU X-bus disable

15[3] ^ to CIN-SE-wrSU (tPLH)  
30 Output Disable  
10 X-bus  
55[3] = 58 nS

XBus \_ SU = max(75,60) nS


17[3] ^ to SUAddr 17[3] ^ to CIN-SE-wrSU/EnableSU  
45 tAA 30 F93422 OE'/CE2 to X-bus  
10 X-bus 10 X-bus  
72[3] = 75 nS 57[3]=60 nS

#### SU write setup



5[1] Data setup  
39 WE  
44[1] = 45 nS  
F93422 data t-hold = 5 nS

#### AltUAddr setup

5[1] 25S09 setup  
8[1] Y -> pU  
13[2] = 15 nS (26 if LS257)



Warning: This drawing contains font 4 macros!



### Push Timing



46 ^ to Push  
 24[3] Push to NstackP  
 5[1] 25S09 setup  
 75[4] = 79 nS

### XBus \_ stackP = max(59, 38) nS

17[3] ^ to stackP  
 7 S240 data to X-bus  
 10 X-bus  
 34[3] = 38 nS

Warning: This drawing contains font 4 macros!


XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	RH, stackP	CPE05.sil	Bob Garner	Ba	5/30/83	06




Timing for HM7649 IBProm (Old Proms -- not 2nd sourced)

IBfront \_ Xbus = (x+37, x+36) nS

x	Xbus to IB	x	Xbus to IB	94	WriteIB rises	34	^ to IBPtr_1'
43	WriteIB rises 43 nS before end of cycle	13[1]	S373 Data to NB	18[2]	S373 EN to NB	60	tAA
- 6	Difference between S373 "EN to Q" and "Data to Q"	20[2]	LS374 setup	20[2]	LS374 setup	18[2]	SelectIB1' to NB
x+37 nS	18[2] - 13[1] = 6 nS. Data can arrive 6 nS after WriteIB goes high.	x+36 nS		132[4]=136 nS		20[2]	LS374 setup
						132[4]=136 nS	



fZ.2	fZ.3	Rotate
0	0	Left 0
0	1	Left 12
1	0	Left 8
1	1	Left 4



Zero disable X-bus Xbus[0-7] \_ 0

30 ^ to Xhigh\_0 30 ^ to Xhigh\_0  
15 S241 EN to X-bus 15 S241 OE  
10 X-bus 10 X-bus

55 nS 55 nS

Xbus \_ Y LRotn = max(y+22, 56, 50) nS

y ^ to Y bus  
12 25S10 data in to out  
10 X-bus

y + 22 nS

25 ^ to EnLRotn'  
21 25S10 OE  
10 X-bus

56 nS

20 ^ to fZ.2  
20 25S10 Select to X-bus  
10 X-bus

50 nS

LRotn disable X-bus

25 ^ to EnLRotn'  
15 25S10 OE' to X-bus  
10 X-bus

50 nS








Warning: This drawing contains font 4 macros!










aF.0, EnSU, mem, fY, fS

rB, aD, aF1





Bank\_ replaces ClrIOPReq', which was connected to 184 on backplane fX - Low is pCall/pRet



## Notes on 16K CP additions:

Note that Bank\_ is fY=D, not fZ=4, as stated in the Dandelion Hardware Manual!

Bank\_ replaces ClrIOPReq', which is now obsolete. ClrIOPReq' was also connected to backplane pin 184.



The meaning of Des\_YBus' depends on which cycle it is activated in:

Des\_YBus' in C2 means Write Des Address  
Des\_YBus' in C1 or C3 means Write Des Data

XBus\_Des' can be activated in any cycle  
See page sCPE31 for details of DES logic

The fZNorm-High decoder has been added in the 16K CP to derive the DES decodes.

There are 2 spare fZ decodes available for future expansion







## S138 Timing:


Propagation delays

from Selects to Q' 14nS  
from Enables to Q' 13nS

These timings are very conservative!







DispBr[0-1] = max(c+32,69,133)

20 ^ to fY  
24[3] S151 select to DispBr  
18 DispBr' setup  
64[3]=69

95 ^ to EnDispBr0-1'  
18[2] S151 E' to DispBr  
18 DispBr' setup  
131[2] = 133 nS

c condition source  
12[2] S151 data to DispBr  
18 DispBr' setup  
c+30[2]= c+32

### DispBr Setup




5 S00 in to pTC  
6[1] S64 in to pNIA  
5[1] 25S09/S374 setup  
18 nS



DispBr[2-3]=max(c+26,55,103)

20 ^ to fY  
15[2] S151 select to DispBr  
18 DispBr' setup  
51[4]=55 nS

70 ^ to EnDispBr.3A'  
13[2] S151 E' to DispBr  
18 DispBr' setup  
101[2] = 103 nS

c condition source  
7[1] S151 data to DispBr  
18 DispBr' setup  
c+23[3]=c+26 nS









pNIA[0-7]=max(127, 120, 46) nS



94 ^ to RefillIntc2  
24[3] LS158 SB to pNIA'  
5[1] 25S09/S374 setup  
123[4]=127 nS

100 ^ to INIA  
12[2] LS158 data to pNIA'  
5[1] 25S09/S374 setup  
117[3]=120 nS

20 ^ to EKErrc2  
18[2] LS158 E' to pNIA'  
5[1] 25S09/S374 setup  
43[3]=46nS

(See page 11 for pNIA[8-11] timing)





### Link timing

20 ^ to fx

35 Am27S07 tAA

22[3] pLink' to Link'

18 DispBr' setup

95[3] = 98 ns

20 ^ to fx.0, NIAx.7'

22[3] fx.0 to pRet'

22[3] pRet' to Link'

18 DispBr' setup

82[6] = 88 ns


### TPC/TC timing

77 ^ to Nt

35 Am27S07 tAA

5[1] 25S09/S374 setup

117[1] = 118 ns





If only pullups were used on output of Link (instead of the LS32 kludge), then Link timing would be:

98 WriteLink' active

25[3] WE' to pLink high

18 DispBr' setup

141[3] = 144 ns



Task Numbers

0	Emulator
1	Display/LSEP
2	Ethernet
3	Refresh
4	Disk
5	IOP
6	Control Store R/W
7	Kernel

Swc2 timing=max(133,101,101)			
22	^ to Kreg'	20	^ to SwTAddr
55	F93453 addr to Nt	25	F93453 CS' to Nt
45	F93427 addr to Swc2	45	F93427 addr to Swc2
10[1]	25S09 SB setup	10[1]	25S09 SB setup
132[1]	=133 nS	100[1]	=101 nS
		98[3]	=101 nS

#### Click Assignment

0	Ethernet
1	Disk
2	IOP
3	Ethernet/Disk
4	Display/LSEP/Rfrsh


#### Notes:

- When Disk = SA4000, Click 3 is Ethernet only.
- When Disk = Trident, Click 3 is Ethernet on even rounds, Trident on Odd rounds (ie, 10-click rounds).
- The Display & LSEP-refresh tasks never both use Click 4


Warning: This drawing contains font 4 macros!


XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	Schedule, Switch, & Tasks	CPE15.sil	Bob Garner	Ba	5/30/83	16













This suggests that IMS 1420-70 would also work without any trouble.

Warning: This drawing contains font 4 macros!

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	Control Store Bank 0: 0000-0FFF	CPE19.sil	Tony West	Ba	5/30/83	20




Warning: This drawing contains font 4 macros!




Warning: This drawing contains font 4 macros!

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	Control Store Bank 2: 2000-2FFF	CPE21.sil	Tony West	Ba	5/30/83	22





Warning: This drawing contains font 4 macros!






NB: TC[0-3] have been replaced by Bank[0-3].





This section is standard



#### NOTE on Control Store Addresses

The next instruction address for the control store comes from one of two basic places:


1. TPC registers if switching tasks
2. From the INIA field of the previous microinstruction

In the case of (1), task 6's TPC registers are used by the IOP to provide the address when the IOP wants to read or write data into the control store.


In the case of (2), the INIA field is suitably modified by the trap and conditional branch logic on page 16

Swc2 (122)  
AlwaysClk-b


# CS NIA Line Matching



1 KOhm  
Pullups



Beckman Resnet DIP  
898-1-1K




Cannon DB37 Female  
J1

<div>LS374u89</div> <div><div><div>bIBPtr.0</div><div>cIBPtr.1</div><div>dEmuMemErr</div><div>eStackErr</div><div>fpc16'</div><div>gCSParErr</div><div>hMesaInt</div><div>iSFLG'</div></div><div><div><div>LS374u89j</div><div>CKOC'</div><div>111</div></div><div>WaitClk</div><div>SS</div><div>SS</div></div></div>	<div>S374v03</div> <div><div><div>bCSPar.0</div><div>cCSPar.1</div><div>dCSPar.2</div><div>eCSPar.3</div><div>fCSPar.4</div><div>gCSPar.5</div><div>hGoodIBDispc3</div><div>i</div></div><div><div><div>S374v03j</div><div>CKOC'</div><div>111</div></div><div>AlwaysClk-b</div><div>SS</div><div>SS</div><div>18</div><div><div>S374v03i</div><div>19</div><div>R</div><div>T</div></div></div></div>	
<div>S374v15</div> <div><div><div>bMAR_'</div><div>cAllowMDR_</div><div>dTC.0</div><div>eTC.1</div><div>fTC.2</div><div>gTC.3</div><div>hKernReq'</div><div>iTCWaitc1'</div></div><div><div><div>S374v15j</div><div>CKOC'</div><div>111</div></div><div>AlwaysClk-c</div><div>SS</div><div>SS</div></div></div>	<div>S374u69</div> <div><div><div>bSwc3</div><div>cSwc3'</div><div>dEKTrapc2'</div><div>eEKTrapc2</div><div>fEKErr.0'</div><div>gEKErr.1'</div><div>hWaitc2'</div><div>iWaitc3'</div></div><div><div><div>S374u69j</div><div>CKOC'</div><div>111</div></div><div>AlwaysClk-a</div><div>SS</div><div>SS</div></div></div>	
<div>S240w05</div> <div><div><div>aCycle1</div><div>bCycle2</div><div>cCycle3</div><div>dCycle3'</div><div>eDRef</div><div>fWaitPin'</div><div>gClick.2Pin'</div></div><div><div><div>S240w05i</div><div>EN'</div><div>11</div></div><div><div>S240w05j</div><div>EN'</div><div>19</div></div><div><div>R</div><div>T</div><div>SS</div><div>SS</div></div></div></div>	<div>S04v43</div> <div><div><div>aAD.0'</div><div>bMAR_</div><div>cIBEmptyErr'</div><div>dDes_YBus</div><div>eXBus_SU</div><div>fPort_</div></div></div>	
<div>S04v39</div> <div><div><div>aAlwaysClk-a</div><div>bAlwaysClk-b</div><div>cAlwaysClk-c</div><div>dWaitClk</div><div>eRH_</div><div>fFne0</div></div></div>	<div>S175u35</div> <div><div><div>bMAS'</div><div>cMDS'</div><div>dSDS'</div><div>e</div><div>f*anon*</div></div><div><div><div>S175</div><div>D</div><div>Q</div><div>13</div><div>15</div><div>14</div><div>u35e</div><div>Q'</div><div>WaitClk</div><div>R</div><div>T</div></div></div></div>	
<div>S00v42</div> <div><div><div>aXBus_SU'</div><div>bpMAR_'</div><div>cMarPgCross'</div><div>dCIN_pc16</div></div></div>	<div>S00v85</div> <div><div><div>aPop</div><div>bNibble'</div><div>cByte'</div><div>dXhigh_0</div></div></div>	<div>S00u36</div> <div><div><div>a*anon*</div><div>bWPort</div><div>c*anon*</div><div>dDesClkDisable</div></div></div>
<div>S00v93</div> <div><div><div>aWriteSU'</div><div>bWriteLink'</div><div>cWriteRH'</div><div>dWrIBFront</div></div></div>	<div>S00u33</div> <div><div><div>aPTC.0</div><div>bPTC.1</div><div>cWriteTC'</div><div>dC2Clk</div></div></div>	<div>S00u54</div> <div><div><div>aDRef'</div><div>bMode4'</div><div>c</div><div>d</div></div><div><div><div>10</div><div>8</div><div>13</div><div>11</div><div>12</div><div>u54</div><div>u54</div><div>u54</div><div>R</div><div>T</div></div></div></div>
<div>S02v08</div> <div><div><div>apAlwaysCLK'</div><div>bpWaitCLK'</div><div>cWriteIB</div><div>dNt_Pt</div></div></div>	<div>S08v32</div> <div><div><div>apaSh.0</div><div>bpAllowMDR_</div><div>cPME</div><div>d*anon*</div></div></div>	<div>S51u90</div> <div><div><div>a</div><div>bWrTPC</div></div><div><div><div>3</div><div>1</div><div>5</div><div>4</div><div>6</div><div>S51</div><div>u90</div><div>R</div><div>T</div></div></div></div>
<div>S10v79</div> <div><div><div>aSh</div><div>bPush</div><div>cXByte'</div></div></div>	<div>S10v23</div> <div><div><div>aPTC.2</div><div>bPTC.3</div><div>cWait</div></div></div>	<div>S20</div> <div><div><div>aXBus_IB'</div><div>bEnLRotn'</div></div></div>
<div>LS32v98</div> <div><div><div>aDispBr'</div><div>bEnDispBr.3A'</div><div>cEnDispBr2-3B'</div><div>dEnDispBr0-1'</div></div></div>	<div>LS32v20</div> <div><div><div>aLink.0'</div><div>bLink.1'</div><div>cLink.2'</div><div>dLink.3'</div></div></div>	<div>LS32u18</div> <div><div><div>aPRet'</div><div>b*anon*</div><div>c</div><div>dM01</div></div><div><div><div>10</div><div>8</div><div>13</div><div>11</div><div>12</div><div>u18</div><div>R</div><div>T</div></div></div></div>
<div>S38v58</div> <div><div><div>aQ.00</div><div>bQ.15</div><div>cCarryIn</div><div>dCarryIn</div></div></div>	<div>S51u90</div> <div><div><div>aWaitc1'</div><div>bWriteTPC'</div></div></div>	<div>S86v81</div> <div><div><div>aPageCross</div><div>bMapRef</div><div>cRefresh</div><div>d</div></div><div><div><div>13</div><div>11</div><div>12</div><div>6</div><div>u81</div><div>R</div><div>T</div></div></div></div>
<div>S260w04</div> <div><div><div>aIBEmptyErr</div><div>b*anon*</div></div></div>	<div>LS139v49</div> <div><div><div>a</div><div>bbank decode</div></div><div><div><div>LS139</div><div>Q0'</div><div>Q1'</div><div>Q2'</div><div>Q3'</div><div>12</div><div>11</div><div>10</div><div>9</div><div>8</div><div>u49</div><div>R</div><div>T</div></div></div></div>	

## DES Hardware Configuration Information

The chip is hard-wired in multiplexed control mode.  
 The Master port is wired for writes only.  
 The Auxiliary port is not used at all.  
 Data always flows from the Master port to the Slave port.  
 Des clock is high for c2 and c3, low for c1  
 The microcode is synchronous, so MFLG' is ignored.  
 Key parity errors, PAR', are ignored!

Zero out the high X bus when reading DES




Warning: This drawing contains font 4 macros!

XEROX	Project	Drawing	File	Designer	Rev	Date	Page
PARC	CPE	DES Encryption Hardware	CPE29.sil	Tony West	Ba	5/30/83	30


Clock & Reset		AMD #	min.	max.	actual used	Notes
Clock width HIGH		1	115		241	
Clock width LOW		2	115		170	
Clock Cycle		3	250		411	
Clock High to MAS'&MDS' High	Reset Hold	6	0	50	19	
MP and SP Strobe Times						
MAS' falling to MAS' rising (address)	MAS width Low	32	80		274	
MDS' falling to MDS' rising (data)	MDS width Low	44a	125	1000	274	Can't exceed 1000, so have to watch out for Wait C
MDS' rising to MDS' falling	MDS Recovery	46	125		137	
SDS' falling to SDS' rising (data)	SDS width Low	44a	125	1000	274	Can't exceed 1000, so have to watch out for Wait C
SDS' rising to SDS' falling	SDS Recovery	46	125		137	
Clk falling to MDS' rising	MDS Hold	45	20	70	42	This is the difficult bit! See circuitry below
Clk falling to SDS' rising	SDS Hold	46	20	70	42	This is the difficult bit! See circuitry below
MAS Write into Master Port						
Data Valid to MAS' rising	Address Setup	36	55		268	
Data Hold after MAS' rising	Address Hold	37	60		243	
MDS Write into Master Port						
Data Valid to MDS' rising	Data Setup	47b	125		268	
Data Hold after MDS' rising	Data Hold	48	80		243	
SDS Read from Slave Port						
SDS falling to Data Valid	SP Access	49b		120		
SDS rising to Data Invalid	SP Data Hold	50	5			
SDS falling to SFLG rising	SP Flag	51		125		for last byte read


### DES Clock Generator Timing

Note: Because of the requirement to hold MDS' and SDS' for 20 to 70 nanoseconds after DesClk falling, we bring DesClk down early in Cycle 3. MAS', MDS' and SDS' follow at the end of Cycle 3.




### DES Clock Generator






Des Master Port FSM

Des Slave Port FSM



Reset Des Chip and FSM's with IOPReset'






# Note on semantics of Master Port Writes



If you write to the Des chip in c2, it means write an address using MAS  
If you write to the Des chip in c1 or c3, it means write data using MDS  
You may have to wait for c1 in some of these cases.

The signals are shown logical-true.  
The implementation below inverts signals as required.




Master Port Finite-State Machine - Error handling of DesMpError signal is not shown

Slave Port Finite-State Machine - Error handling of DesSpError signal is not shown




The signals are shown logical-true.  
The implementation below inverts signals as required.


Write address into Des Master Port in C2




Write data into Des Master Port in C1




Write data into Des Master Port in C3




Read Data from Des Slave Port in C1




Read Data from Des Slave Port in C2



Read Data from Des Slave Port in C3






WARNING! This data is not guaranteed to be correct!

#### NOTES:


The longest operation in encrypting a block is the time it takes to get the data through the algorithm unit, 18 clocks. Therefore, this is the bottleneck in the pipelining scheme, and the software must aim to keep the Algorithm unit fully busy. Apart from the first and last blocks, the time taken to encrypt the middle blocks is 18 clocks.

#### One possible pipelining scheme

WARNING! This data is not guaranteed to be correct!



WARNING! This data is not guaranteed to be correct!



Female Connector J2  
 Connection compatible with Dolphin interface:  
 except for pin 16 (N.C. on D0) & pin 35 (GND on D0).

VCC

