PhAPhBPhFPause'CDiDelay Linecddciighiidc...ABiiiResetPhaseBPhaseAPhaseF.ca<<>>>ClkClkaccb<(b < a)Read/Write R/RH registersCompute ALU logical functionsCompute F15Read/Write U registersPrecharge F busCompute ALU carriesF bus validX bus validPrecharge U/R/RH regsPhaseA (=a+c)cbbpauseGive RA bits to AChipGive CA, WriteData to AChipPhaseF (=pause+c)c = Time for Fbus_MD, CSA_INIA or CbusIBIP ClockingPrecharge X busPause'ihgkmn+.TimeOuta-ca-cUpdate/Write registers (Q, Fh, Stkp, vPC, fPCd)Next Microinstruction fields can be decodedF Bus ValidPhaseB (=a-c+b+pause+c)5 August 83î rï\<þÇGî 9ï\<þGî 9ï_þ rGî«ï\ƒþGÇîÈïW<þGîÈïZþGî%ÈïWƒþGÇî ïW<þ òGî ïW<þGî rïZþòGî rïUþGî �ïRƒþGÇî �ïR<þsGî#ïR<þGî#ïUþÇGî%ÈïRƒþGÇî«ï\<þ9Gî&åï\<þGî&åï_þ Gî0åï\ƒþGÇî%ÈïW<þ 9Gî2ïW<þGî%ÈïR<þsGî>;ïR<þGî2ïZþÈGîHÉïXþG9î0åï\<þGîIæï\<þGîHÉïWÊþÇGî>;ïUþ �GîHÉïRƒþGÇîHÉïR<þÇGî�ïKþGîÈïKþGîïKþGî:ïKþGîsïKþGî¬ïKþGî!åïKþGî�ïKþ VGî;tïKþGî9;ïKþGî7ïKþGî4ÉïKþGî4ÉïKþ«Gî rïMÊþ2Gî;tïKþ GîEtïKþGîEtïMÊþGîIæï_þ«Gîï\îðîïWíðîïRíðîïK´ðî:|ï9ðî:ï9ðîï7Yðî¬ï; þä$î�ï:þ$9î�ï<%þ$î(pï:{ð î:å|ï1Êðî:åï1Êðî:åï'<ðî:åï'<ðî=­ï0®ðî=­ï&ðî?Wï)Ðþ$ëî9Éï,—þ²$î9Éï,—þ$ëî?Wï-Iþ$Çî:Wï-%þ$$î:Wï*�þ$Çî:Wï*^þ$î6tï&ðî6tï&ðî8¬ï%‘ðî5Wï)Aþ@$î>;ï/ìþr$î>;ï)Ðþr$î�ï9íþä$î9Éï/^þ«$î=­ï,<ðî:åï-Yðî:åï-Yðî!åï0žþ$ rî!åï0zþ�$î5Wï)eþ$9î5Wï3Ðþ$î0åï4‚þ$Žî0åï4^þ �$î9Éï5þ$î9Éï4ìþ«$î5Wï0žþ$Uî>;ï4^þr$î4Éï,Êðî>Éï,<ðî>Éï&ðî9;ï)Aþ9$î0åï<%þ$@îïBBþì$îï<%þ«$î9Éï<%þ$Îîrï;—þU$î«ï3uðî«ï3uðîï2çðîï1Êðîï0®ðîï5{þ$îï5{þ$•îï9íþ«$î äpï; ðîrïBÐþ&W$îC;ï/^ðîC;ï)AðîC;ï3ÐðîÈï2×þ$Vîï2³þ ë$îï2³þ$Îîï4^þ$î:|ï7Yðî�ï7×þ$î Èï8Bþ$î�ï8Bþ$îópï7´ðî�ï<×þ$î%:ï<´ðî�ï=Bþ@$î&Wï=Bþ $î�|ï9’ðî�ï4’ðî8ï9’ðî/:ï9’ðî Èï4’ðî rï`®þGî �ï`®þGî �ïcuþ �Gîï`õþGÇîï`®þGî%:ï`®þGî%:ïcuþ Gî0Wï`õþGÇî0Wï`®þäGîH;ï`®þGîH;ïcuþUGî �ïQCþ$–î%:ïQfþ$rî0WïQfþ$rîïQfþ$rîH;ïQfþ$rîpïa`ðî#ï1 ðîtïa§ðî#�ïa§ðîïaƒþ$«îEtïaƒþ$«îF�ïa§ðî5Wpï<´ðî1s|ï9’ðî:Wtï<ûðî«pï)Ððî«ï#%ðî«ï!zð î«ï(%ðî«ï$Ïðî«ïAðî«ï–ð î«ï&zð î«ï–ðî1sï=BþU$î6tï=BþÇ$îrï, ð îäïaƒþ$îtïa§ðî"sïaƒþ$«î :ïa§ðî;tïa§ðî=­ïaƒþ$«î9;ïaƒþ$«î@tïa§ðî«pïëðî«ïÏðîrï yðî«ï –ð&î Èï$ð î«ïëðîrï;»þ$9îï