



Fig. 8. Four Bit Shift Register with Interface Segments