



Fig. 5. A Four Bit Shift Register