<> <> DIRECTORY AMBridge, Asserting, Basics, Convert, FS, GList, InterpreterOps, IntHashTable, IO, LichenArrayStuff, LichenDataOps, LichenDataStructure, LichenSetTheory, Rope, StructuredStreams, SymTab, TiogaAccess, UnparserBuffer, ViewerIO; LichenData2Impl: CEDAR PROGRAM IMPORTS AMBridge, Asserting, Convert, FS, InterpreterOps, IO, LichenArrayStuff, LichenDataStructure, LichenSetTheory, Rope, StructuredStreams, TiogaAccess, UnparserBuffer EXPORTS LichenDataStructure = BEGIN OPEN LichenSetTheory, LichenDataStructure, LichenArrayStuff, SS:StructuredStreams, UB:UnparserBuffer; nyet: PUBLIC ERROR = CODE; Warning: PUBLIC SIGNAL [msg: ROPE _ NIL, v1, v2, v3, v4, v5: REF ANY _ NIL] = CODE; Error: PUBLIC ERROR [msg: ROPE, v1, v2, v3, v4, v5: REF ANY _ NIL] = CODE; nameReln: PUBLIC ATOM _ $LichenName; partsByNameKey: PUBLIC ATOM _ $LichenNameToPart; DimName: ARRAY Dim OF ROPE = [Foo: "Foo", Bar: "Bar"]; EndName: ARRAY End OF ROPE = [low: "low", high: "high"]; step: ROPE = "."; Describe: PUBLIC PROC [subject: REF ANY, relativeTo: REF ANY _ NIL, nameGen: NameGenerator _ NIL] RETURNS [name: ROPE] = { GetShort: PROC [oldAssns: Assertions] RETURNS [newAssns: Assertions, name: ROPE] = { name _ NARROW[Asserting.FnVal[nameReln, newAssns _ oldAssns]]; IF name = NIL THEN { name _ nameGen.GenerateName[nameGen.data, subject]; newAssns _ Asserting.Assert[nameReln, LIST[name], newAssns]; }; }; IF nameGen = NIL THEN nameGen _ defaultNameGen; IF subject = relativeTo THEN name _ NIL ELSE WITH subject SELECT FROM d: Design => { short: ROPE; [d.other, short] _ GetShort[d.other]; name _ short; }; ct: CellType => { short: ROPE; [ct.otherPublic, short] _ GetShort[ct.otherPublic]; name _ IF ct.designs.HasMember[relativeTo] OR ct.designs.Size[]=0 THEN short ELSE Describe[GetADesign[ct], relativeTo, nameGen].Cat[step, short]; }; v: Vertex => { short: ROPE; parent: REF ANY; [v.other, short] _ GetShort[v.other]; WITH v SELECT FROM ci: CellInstance => parent _ v.containingCT; im: Intermediary => parent _ ImParent[im]; w: Wire => parent _ WireContainer[w]; ENDCASE => ERROR; name _ IF relativeTo = parent OR parent = NIL THEN short ELSE Describe[parent, relativeTo, nameGen].Cat[step, short]; }; port: Port => { short: ROPE; parent: REF ANY = port.parent; [port.other, short] _ GetShort[port.other]; name _ IF relativeTo = parent OR parent = NIL THEN short ELSE Describe[parent, relativeTo, nameGen].Cat[step, short]; }; ENDCASE => ERROR; }; GetADesign: PROC [ct: CellType] RETURNS [d: Design] = { See: PROC [ra: REF ANY] = {d _ NARROW[ra]}; IF ct.designs.Size[] = 0 THEN RETURN [NIL]; ct.designs.Enumerate[See]; }; WireContainer: PROC [w: Wire] RETURNS [container: REF ANY] = { container _ SELECT w.containingWire FROM NIL => w.containingCT, ENDCASE => w.containingWire; }; defaultNameGen: NameGenerator = NEW [NameGeneratorPrivate _ [ GenerateBlandName, NEW [NameCountsPrivate _ []] ]]; NameCounts: TYPE = REF NameCountsPrivate; NameCountsPrivate: TYPE = RECORD [ design, cellType, port, vertex: INT _ 0 ]; GenerateBlandName: PROC [data, subject: REF ANY] RETURNS [name: ROPE] = { nc: NameCounts = NARROW[data]; name _ GenByCount[nc, subject]; }; TVNameGenerator: TYPE = REF TVNameGeneratorPrivate; TVNameGeneratorPrivate: TYPE = RECORD [ nc: NameCounts, symTab: SymTab.Ref ]; MakeTVNameGen: PROC [symTab: SymTab.Ref] RETURNS [ng: NameGenerator] = { ng _ NEW [NameGeneratorPrivate _ [ GenerateTVName, NEW [TVNameGeneratorPrivate _ [ nc: NEW [NameCountsPrivate _ []], symTab: symTab ]] ]]; }; GenerateTVName: PROC [data, subject: REF ANY] RETURNS [name: ROPE] = { tvng: TVNameGenerator = NARROW[data]; name _ Rope.Concat["&", GenByCount[tvng.nc, subject]]; TRUSTED {InterpreterOps.RegisterTV[ name: name, tv: AMBridge.TVForReferent[WITH subject SELECT FROM d: Design => NEW [Design _ d], ct: CellType => NEW [CellType _ ct], p: Port => NEW [Port _ p], v: Vertex => NEW [Vertex _ v], ENDCASE => ERROR], symbolsList: LIST[tvng.symTab]]}; }; GenByCount: PROC [nc: NameCounts, subject: REF ANY] RETURNS [name: ROPE] = { n: INT _ 0; WITH subject SELECT FROM d: Design => {n _ nc.design _ nc.design + 1; name _ "D#"}; ct: CellType => {n _ nc.cellType _ nc.cellType + 1; name _ "CT#"}; p: Port => {n _ nc.port _ nc.port + 1; name _ "P#"}; v: Vertex => {n _ nc.vertex _ nc.vertex + 1; name _ "V#"}; ENDCASE => ERROR; name _ name.Concat[Convert.RopeFromInt[n]]; }; PrintObject: PROC [to: IO.STREAM, united: BOOL, PrintIt: PROC] = { SS.Bp[to, IF united THEN united ELSE lookLeft, printStep]; SS.Begin[to]; PrintIt[!UNWIND => SS.End[to]]; SS.End[to]; }; printStep: INT _ 2; printWidth: INT _ 65; PrintDesignOnFile: PROC [design: Design, nameGen: NameGenerator _ NIL, fileName: ROPE _ NIL, tioga: BOOL _ FALSE, pacify: IO.STREAM _ NIL] = { realFileName: ROPE = IF fileName # NIL THEN fileName ELSE Rope.Cat[NARROW[Asserting.FnVal[nameReln, design.other]], ".design"]; ss, fs: IO.STREAM; taw: TiogaAccess.Writer; IF tioga THEN { taw _ TiogaAccess.Create[]; ss _ SS.Create[UB.NewInittedHandle[[output: [access[taw, printStep]], margin: printWidth]]]; } ELSE { fs _ FS.StreamOpen[realFileName, create]; ss _ SS.Create[UB.NewInittedHandle[[output: [stream[fs]], margin: printWidth]]]; }; PrintDesign[ss, design, nameGen, pacify]; IF tioga THEN TiogaAccess.WriteFile[taw, realFileName] ELSE IO.Close[fs]; ss.Close[]; }; PrintDesign: PROC [to: IO.STREAM, design: Design, nameGen: NameGenerator _ NIL, pacify: IO.STREAM _ NIL] = { Filter: PROC [CellType] RETURNS [BOOL] = {RETURN [TRUE]}; IF pacify#NIL THEN pacify.PutF["Total: %g\n", [integer[design.cellTypes.Size]]]; PrintDesignSubset[to, design, nameGen, Filter, pacify]; }; PrintDesignSubset: PROC [to: IO.STREAM, design: Design, nameGen: NameGenerator, Filter: PROC [CellType] RETURNS [BOOL], pacify: IO.STREAM _ NIL] = { n: NAT _ 0; CTPrint: PROC [ra: REF ANY] = { ct: CellType = NARROW[ra]; Inner: PROC = { PrintCellType[to, ct, nameGen]; IF pacify # NIL THEN pacify.PutF["%g: %g\n", [integer[n _ n+1]], [rope[Describe[ct, design, nameGen]]]]; }; IF Filter[ct] THEN PrintObject[to, TRUE, Inner]; }; IF NOT SS.IsAnSS[to] THEN to _ SS.Create[UB.NewInittedHandle[[output: [stream[to]], margin: printWidth]]]; to.PutF["%g: Design {", [rope[Describe[design, NIL, nameGen]]]]; design.cellTypes.Enumerate[CTPrint]; to.PutF["}"]; }; PrintCellType: PROC [to: IO.STREAM, ct: CellType, nameGen: NameGenerator _ NIL] = { Main: PROC = { to.PutF["%g: CellType[", [rope[Describe[ct, GetADesign[ct], nameGen]]]]; PrintObject[to, TRUE, PortPrint]; IF ct.asUnorganized # NIL THEN { to.PutRope[", "]; PrintObject[to, TRUE, IWPrint]; to.PutRope[", "]; PrintObject[to, TRUE, CIPrint]; }; IF ct.asArray # NIL THEN { to.PutRope[", "]; PrintObject[to, TRUE, AyPrint]; }; to.PutRope["]"]; }; PortPrint: PROC = { to.PutF["port: "]; PrintPort[to, ct.port, nameGen]; }; IWPrint: PROC = { to.PutF["internal wire: "]; PrintWire[to, ct.asUnorganized.internalWire, nameGen]; }; CIPrint: PROC = { to.PutF["contained instances: "]; PrintInstances[to, ct.asUnorganized.containedInstances, ct.asUnorganized.mirror, nameGen]; }; AyPrint: PROC = { to.PutRope["asArray: "]; PrintArray[to, ct, nameGen] }; IF NOT SS.IsAnSS[to] THEN to _ SS.Create[UB.NewInittedHandle[[output: [stream[to]], margin: printWidth]]]; --PrintObject[to, TRUE, Main]--Main[]; }; limitPort: BOOL _ TRUE; portLimit: NAT _ 69; PrintPort: PROC [to: IO.STREAM, port: Port, nameGen: NameGenerator] = { first: BOOL _ TRUE; i: INT _ 0; to.PutRope[Describe[port, port.parent, nameGen]]; IF port.FirstChildPort[] = NIL THEN RETURN; to.PutRope["["]; FOR subPort: Port _ port.FirstChildPort[], subPort.NextChildPort[] WHILE subPort # NIL DO PortPrint: PROC = {PrintPort[to, subPort, nameGen]}; PrintElipsis: PROC = {to.PutF["..%g.., ", [integer[i-portLimit]]]}; IF (NOT limitPort) OR i < portLimit OR subPort.NextChildPort[] = NIL THEN { IF first THEN first _ FALSE ELSE to.PutRope[", "]; IF limitPort AND i > portLimit THEN PrintObject[to, FALSE, PrintElipsis]; PrintObject[to, FALSE, PortPrint] }; i _ i + 1; ENDLOOP; to.PutRope["]"]; }; PrintWire: PROC [to: IO.STREAM, wire: Wire, nameGen: NameGenerator] = { first: BOOL _ TRUE; to.PutRope[Describe[wire, WireContainer[wire], nameGen]]; IF wire.FirstChildWire[] = NIL THEN RETURN; to.PutRope["["]; FOR subWire: Wire _ wire.FirstChildWire[], subWire.NextChildWire[] WHILE subWire # NIL DO WirePrint: PROC = {PrintWire[to, subWire, nameGen]}; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, FALSE, WirePrint]; ENDLOOP; to.PutRope["]"]; }; PrintInstances: PROC [to: IO.STREAM, set: Set--OF CellInstance--, mirror: CellInstance, nameGen: NameGenerator] = { first: BOOL _ TRUE; PrintIt: PROC [ra: REF ANY] = { ci: CellInstance = NARROW[ra]; IPrint: PROC = {PrintInstance[to, ci, nameGen]}; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, TRUE, IPrint]; }; to.PutRope["["]; set.Enumerate[PrintIt]; IF printMirror THEN PrintIt[mirror]; to.PutRope["]"]; }; printMirror: BOOL _ FALSE; PrintInstance: PROC [to: IO.STREAM, ci: CellInstance, nameGen: NameGenerator] = { PrintConnections: PROC [v: Vertex] = { first: BOOL _ TRUE; PrintConnection: PROC [port: Port, w: Vertex] = { CPrint: PROC = { to.PutF["%g: ", [rope[Describe[port, port.parent, nameGen]]]]; WITH w SELECT FROM im: Intermediary => { PrintConnections[im]; }; wire: Wire => { to.PutRope[Describe[wire, WireContainer[wire], nameGen]]; }; ci: CellInstance => ERROR; ENDCASE => ERROR; }; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, FALSE, CPrint]; }; to.PutRope["["]; EnumerateImmediateConnections[v, PrintConnection, [cellward: FALSE, wireward: TRUE]]; to.PutRope["]"]; }; to.PutF["%g: %g", [rope[Describe[ci, ci.containingCT, nameGen]]], [rope[Describe[ci.type, GetADesign[ci.type], nameGen]]] ]; PrintConnections[ci]; }; PrintArray: PROC [to: IO.STREAM, ct: CellType, nameGen: NameGenerator] = { a: Array = ct.asArray; groupName: Mapper = CreateHashMapper[]; nGroups: NAT _ 0; JPPrint: PROC = { to.PutF["joints period = [%g, %g]", [integer[a.jointsPeriod[Foo]]], [integer[a.jointsPeriod[Bar]]]]}; GMPrint: PROC = { to.PutF["groupingMiddles = [%g, %g]", [rope[FmtGP[a.groupingParmses[Foo]]]], [rope[FmtGP[a.groupingParmses[Bar]]]]]; }; AWPrint: PROC = { to.PutRope["wires = ["]; PrintArrayWires[to, a, groupName, nameGen]; to.PutRope["]"]; }; to.PutF["{%g BY %g OF %g, ", [integer[a.size[Foo]]], [integer[a.size[Bar]]], [rope[Describe[a.eltType, GetADesign[ct], nameGen]]] ]; PrintObject[to, FALSE, JPPrint]; to.PutRope[", "]; PrintObject[to, FALSE, GMPrint]; FOR gif: NAT IN [0 .. a.groupingParmses[Foo].sum) DO FOR gib: NAT IN [0 .. a.groupingParmses[Bar].sum) DO gi: NAT = a.groupingParmses[Bar].sum * gif + gib; gs: Groupings = NARROW[a.groupingses[gi]]; PrintGroups: PROC = { first: BOOL _ TRUE; PrintGroup: PROC [ra: REF ANY] = { g: Group = NARROW[ra]; name: ROPE = IO.PutFR["G%g", [integer[nGroups _ nGroups+1]]]; GPrint: PROC = { to.PutF["%g: ", [rope[name]]]; PrintGroupContents[to, a, g, nameGen]; }; IF NOT groupName.PutMapping[g, name].newDomain THEN ERROR; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, FALSE, GPrint]; }; to.PutF["groups[%g, %g] = [", [integer[gif]], [integer[gib]]]; gs.groups.Enumerate[PrintGroup]; to.PutRope["]"]; }; to.PutRope[", "]; PrintObject[to, TRUE, PrintGroups]; ENDLOOP ENDLOOP; FOR d: Dim IN Dim DO PrintJoints: PROC = { first: BOOL _ TRUE; to.PutF["joints[%g] = [", [rope[DimName[d]]]]; FOR FOR phase: Nat2 = [ JPrint: PROC = { to.PutF["[%g,%g]: ", [integer[ PrintJoint[to, ct, d, phase, GetArrayJoint[a, d, phase], nameGen, groupName]; }; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, TRUE, JPrint]; ENDLOOP; ENDLOOP; to.PutRope["]"]; }; to.PutRope[", "]; PrintObject[to, TRUE, PrintJoints]; ENDLOOP; to.PutRope[", "]; PrintObject[to, TRUE, AWPrint]; to.PutRope["}"]; }; PrintArrayWires: PROC [to: IO.STREAM, a: Array, groupName: Mapper, nameGen: NameGenerator] ~ { first: BOOL _ TRUE; dull: ARRAY Dim OF BOOL ~ [a.size[Foo]=1, a.size[Bar]=1]; twod: BOOL ~ dull=ALL[FALSE]; PrintPerAW: PROC [ra: REF ANY] ~ { aw: ArrayWire ~ NARROW[ra]; AWPrint: PROC ~ { first: BOOL _ TRUE; size1: BOOL ~ aw.members.MapSize[]=1; PerGroup: PROC [domain, range: REF ANY] ~ { g: Group ~ NARROW[domain]; bs: BoolSeq ~ NARROW[range]; air: Range2 ~ Gi2ToAir[a, g.gi2].air; shape: Nat2 ~ RangeShape[air]; EltPrint: PROC ~ { firstRow: BOOL _ TRUE; f0: NAT _ air[Foo].min; f1, fi0, fi1: NAT _ 0; to.PutRope[NARROW[groupName.Map[g]]]; to.PutRope["["]; WHILE f0 < air[Foo].maxPlusOne DO base: NAT ~ shape[Bar] * fi0; RowSame: PROC [fi1: NAT] RETURNS [BOOL] ~ { base1: NAT ~ shape[Bar] * fi1; b: NAT _ air[Bar].min; bi: NAT _ 0; WHILE b < air[Bar].maxPlusOne DO IF bs[base+bi] # bs[base1+bi] THEN RETURN [FALSE]; b _ b+a.jointsPeriod[Bar]; bi _ bi + 1; ENDLOOP; RETURN [TRUE]}; firstCol: BOOL _ TRUE; b0: NAT _ air[Bar].min; b1, bi0, bi1: NAT _ 0; f1 _ f0 + a.jointsPeriod[Foo]; fi1 _ fi0 + 1; UNTIL f1 >= air[Foo].maxPlusOne OR NOT RowSame[fi1] DO f1 _ f1+a.jointsPeriod[Foo]; fi1 _ fi1 + 1; ENDLOOP; WHILE b0 < air[Bar].maxPlusOne DO bit0: BOOL ~ bs[base + bi0]; b1 _ b0+a.jointsPeriod[Bar]; bi1 _ bi0 + 1; UNTIL b1 >= air[Bar].maxPlusOne OR bs[base+bi1] # bit0 DO b1 _ b1 + a.jointsPeriod[Bar]; bi1 _ bi1 + 1; ENDLOOP; IF bit0 THEN { IF firstCol THEN { IF firstRow THEN firstRow _ FALSE ELSE to.PutRope[", "]; SS.Bp[to, lookLeft, printStep]; SS.Begin[to]; firstCol _ FALSE; SELECT dull FROM [FALSE, FALSE] => to.PutF["{%g: ", [rope[FmtRange[[f0, f1]]]]]; [FALSE, TRUE] => to.PutRope[FmtRange[[f0, f1]]]; [TRUE, FALSE] => NULL; [TRUE, TRUE] => to.PutRope["X"]; ENDCASE => ERROR; } ELSE to.PutRope[", "]; IF twod THEN SS.Bp[to, lookLeft, printStep]; IF NOT dull[Bar] THEN to.PutRope[FmtRange[[b0, b1]]]; }; b0 _ b1; bi0 _ bi1; ENDLOOP; IF NOT firstCol THEN { IF twod THEN to.PutRope["}"]; SS.End[to]; }; f0 _ f1; fi0 _ fi1; ENDLOOP; to.PutRope["]"]; }; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, FALSE, EltPrint]; }; IF NOT size1 THEN to.PutRope["{"]; aw.members.EnumerateMap[PerGroup]; IF NOT size1 THEN to.PutRope["}"]; }; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, FALSE, AWPrint]; }; a.wires.Enumerate[PrintPerAW]; }; PrintGroupContents: PROC [to: IO.STREAM, a: Array, g: Group, nameGen: NameGenerator] = { first: BOOL _ TRUE; to.PutRope["{"]; FOR pl: PortList _ g.ports, pl.rest WHILE pl # NIL DO p: Port = pl.first; name: ROPE = Describe[p, a.eltType.port, nameGen]; IF first THEN first _ FALSE ELSE to.PutRope[", "]; SS.Bp[to, lookLeft, printStep]; to.PutRope[name]; ENDLOOP; to.PutRope["}"]; }; PrintJoint: PROC [to: IO.STREAM, act: CellType, d: Dim, phase: Nat2, j: Joint, nameGen: NameGenerator, groupName: Mapper] = { GPFPrint: PROC = { to.PutF["grouping middles = [%g, %g]", [rope[FmtGP[j.groupingParmses[Foo]]]], [rope[FmtGP[j.groupingParmses[Bar]]]]]}; to.PutRope["{"]; PrintObject[to, FALSE, GPFPrint]; FOR jgif: NAT IN [0 .. j.groupingParmses[Foo].sum) DO FOR jgib: NAT IN [0 .. j.groupingParmses[Bar].sum) DO jgi2: Nat2 = [jgif, jgib]; jgi: NAT = j.groupingParmses[Bar].sum * jgif + jgib; ties: Set = NARROW[j.ties[jgi]]; GIPrint: PROC = { first: BOOL _ TRUE; PerTie: PROC [ra: REF ANY] = { tie: Tie = NARROW[ra]; TPrint: PROC = {PrintTie[to, act, d, phase, j, jgi2, tie, nameGen, groupName]}; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, FALSE, TPrint]; }; to.PutF["@[%g, %g] {", [integer[jgif]], [integer[jgib]]]; [] _ ties.Enumerate[PerTie]; to.PutRope["}"]; }; to.PutRope[", "]; PrintObject[to, TRUE, GIPrint]; ENDLOOP ENDLOOP; to.PutRope["}"]; }; printIncompleteness: BOOL _ TRUE; PrintTie: PROC [to: IO.STREAM, act: CellType, d: Dim, phase: Nat2, j: Joint, jgi2: Nat2, tie: Tie, nameGen: NameGenerator, groupName: Mapper] = { Bitch: PROC = { CPrint: PROC = { to.PutRope[" "]; PrintCliques[to, act, d, phase, j, jgi2, tie, nameGen]; }; to.PutF["(%g/%g incomplete", [integer[tie.completion.nIncomplete]], [integer[tie.completion.length]]]; IF printIncompleteness THEN CPrint[]; to.PutRope[")"]; }; FmtGrp: PROC [g: Group] RETURNS [name: ROPE] = { IF g = NIL THEN RETURN ["?nil?"]; name _ NARROW[groupName.Map[g]]; IF name = NIL THEN name _ "??"}; to.PutF["%g%g", [rope[FmtGrp[tie.groups[low]]]], [rope[FmtGrp[tie.groups[high]]]]]; IF tie.completion # NIL THEN Bitch[]; }; FmtGP: PROC [gp: GroupingParms] RETURNS [asRope: ROPE] = { asRope _ IO.PutFR["[%g..%g]", [integer[gp.middle.min]], [integer[gp.middle.maxPlusOne-1]]]}; PrintCliques: PROC [to: IO.STREAM, act: CellType, d: Dim, phase: Nat2, j: Joint, jgi2: Nat2, tie: Tie, nameGen: NameGenerator] = { a: Array = act.asArray; jSize: Nat2 = Nat2Tweak[a.size, d, -1]; jiir: Range2 = Jgi2ToLair[a, phase, j, jgi2].jiir; jif0, jif1: NAT _ 0; RowSame: PROC [f0, f1: NAT] RETURNS [same: BOOL] = { clai00f: NAT = jSize[Bar] * f0; clai00b: NAT = jiir[Bar].min * a.jointsPeriod[Bar] + phase[Bar]; FOR side: End IN End DO g: Group = tie.groups[side]; IF g # NIL THEN { FOR ports: PortList _ g.ports, ports.rest WHILE ports # NIL DO port: Port = ports.first; rpd: SidedPortData = FetchRPD[a, d, [side, port]]; clai0: NAT _ clai00f + clai00b; clai1: NAT _ jSize[Bar] * f1 + clai00b; IF rpd = NIL THEN ERROR; FOR jib: INT IN [jiir[Bar].min .. jiir[Bar].maxPlusOne) DO IF GetRoot[a, d, rpd, clai0] # GetRoot[a, d, rpd, clai1] THEN RETURN [FALSE]; clai0 _ clai0 + a.jointsPeriod[Bar]; clai1 _ clai1 + a.jointsPeriod[Bar]; ENDLOOP; ENDLOOP; }; ENDLOOP; same _ TRUE; }; to.PutRope["["]; FOR jif0 _ jiir[Foo].min, jif1 WHILE jif0 < jiir[Foo].maxPlusOne DO f0: NAT = jif0 * a.jointsPeriod[Foo] + phase[Foo]; f1: NAT _ f0 + a.jointsPeriod[Foo]; RPrint: PROC = { to.PutRope[FmtRange[[jif0, jif1]]]; to.PutRope[": "]; PrintRowCliques[to, act, d, phase, j, jiir, tie, f0, nameGen]; }; FOR jif1 _ jif0+1, jif1+1 UNTIL jif1 = jiir[Foo].maxPlusOne OR NOT RowSame[f0, f1] DO f1 _ f1 + a.jointsPeriod[Foo]; ENDLOOP; IF jif0 > jiir[Foo].min THEN to.PutRope[", "]; PrintObject[to, FALSE, RPrint]; ENDLOOP; to.PutRope["]"]; }; PrintRowCliques: PROC [to: IO.STREAM, act: CellType, d: Dim, phase: Nat2, j: Joint, jiir: Range2, tie: Tie, f: NAT, nameGen: NameGenerator] = { a: Array = act.asArray; jSize: Nat2 = Nat2Tweak[a.size, d, -1]; claiBase: NAT = jSize[Bar] * f; ColSame: PROC [b0, b1: NAT] RETURNS [same: BOOL] = { FOR side: End IN End DO g: Group = tie.groups[side]; IF g # NIL THEN { FOR ports: PortList _ g.ports, ports.rest WHILE ports # NIL DO port: Port = ports.first; rpd: SidedPortData = FetchRPD[a, d, [side, port]]; IF GetRoot[a, d, rpd, claiBase+b0] # GetRoot[a, d, rpd, claiBase+b1] THEN RETURN [FALSE]; ENDLOOP; }; ENDLOOP; same _ TRUE; }; jib0, jib1: NAT _ 0; to.PutRope["("]; FOR jib0 _ jiir[Bar].min, jib1 WHILE jib0 < jiir[Bar].maxPlusOne DO b0: NAT = jib0 * a.jointsPeriod[Bar] + phase[Bar]; b1: NAT _ b0 + a.jointsPeriod[Bar]; CPrint: PROC = { to.PutRope[FmtRange[[jib0, jib1]]]; to.PutRope[": "]; PrintColCliques[to, act, d, j, tie, [f, b0], nameGen]; }; FOR jib1 _ jib0+1, jib1+1 UNTIL jib1 = jiir[Bar].maxPlusOne OR NOT ColSame[b0, b1] DO b1 _ b1 + a.jointsPeriod[Foo]; ENDLOOP; IF jib0 > jiir[Bar].min THEN to.PutRope[", "]; PrintObject[to, FALSE, CPrint]; ENDLOOP; to.PutRope[")"]; }; cliques: RefTable--root rpd PrintColCliques: PROC [to: IO.STREAM, act: CellType, d: Dim, j: Joint, tie: Tie, lai: Nat2, nameGen: NameGenerator] = { a: Array = act.asArray; jSize: Nat2 = Nat2Tweak[a.size, d, -1]; clai: NAT = jSize[Bar] * lai[Foo] + lai[Bar]; to.PutRope["{"]; cliques.Erase[]; FOR side: End IN End DO g: Group = tie.groups[side]; IF g # NIL THEN { FOR ports: PortList _ g.ports, ports.rest WHILE ports # NIL DO port: Port = ports.first; rpd: SidedPortData = FetchRPD[a, d, [side, port]]; rootIndex: NAT = GetRoot[a, d, rpd, clai]; root: SidedPortData = NARROW[a.roles[d].refs[rootIndex]]; members: SidedPortDataList _ NARROW[cliques.Fetch[root].val]; members _ CONS[rpd, members]; [] _ cliques.Store[root, members]; ENDLOOP; }; ENDLOOP; {first: BOOL _ TRUE; PrintClique: PROC [key, val: REF ANY] RETURNS [quit: BOOL _ FALSE] --RefTab.EachPairAction-- = { members: SidedPortDataList = NARROW[val]; CPrint: PROC = { first: BOOL _ TRUE; to.PutRope["("]; FOR rpds: SidedPortDataList _ members, rpds.rest WHILE rpds # NIL DO rpd: SidedPortData = rpds.first; IF first THEN first _ FALSE ELSE to.PutRope[", "]; SS.Bp[to, width, printStep]; to.PutRope[FmtRPD[a, rpd, nameGen]]; ENDLOOP; to.PutRope[")"]; }; IF first THEN first _ FALSE ELSE to.PutRope[", "]; PrintObject[to, FALSE, CPrint]; }; [] _ cliques.Pairs[PrintClique]; to.PutRope["}"]; }}; FmtRPD: PROC [a: Array, rpd: SidedPortData, nameGen: NameGenerator] RETURNS [asRope: ROPE] = { asRope _ EndName[rpd.side].Cat["/", Describe[rpd.port, a.eltType.port, nameGen]]; }; FmtRange: PROC [r: Range] RETURNS [asRope: ROPE] = { asRope _ Convert.RopeFromInt[r.min]; IF r.min+1 # r.maxPlusOne THEN asRope _ asRope.Cat["~", Convert.RopeFromInt[r.maxPlusOne-1]]; }; PrintArrays: PROC [to: IO.STREAM, design: Design, nameGen: NameGenerator _ NIL, pacify: IO.STREAM _ NIL] = { Filter: PROC [ct: CellType] RETURNS [pass: BOOL] = { pass _ ct.asArray # NIL; }; PrintDesignSubset[to, design, nameGen, Filter, pacify]; }; PrintIncompletes: PROC [to: IO.STREAM, design: Design, nameGen: NameGenerator _ NIL, pacify: IO.STREAM _ NIL] = { PrintDesignSubset[to, design, nameGen, IsIncompleteArray, pacify]; }; END.