C0 W0 5 0 W1 0 3 A0 RootCap 2.462719e-2 A1 CoreName r R0 "out1" A2 WireCap 0.0006144 W2 0 3 A0 0.0045312 A1 r R1 "in" A2 0.000768 W3 0 3 A0 0.0108544 A1 r R2 "Gnd" A2 0.000576 W4 0 3 A0 2.088319e-2 A1 r R3 "out" A2 0.0006336 W5 0 3 A0 0.0316416 A1 r R4 "Vdd" A2 0.000576 1 A1 r R5 "b2inver" R6 "Record" 1 W6 5 0 W1 W2 W3 W4 W5 W7 5 0 W1 W5 W2 W3 W4 0 C1 W0 5 0 W1 0 2 A0 2.401279e-2 A2 0.0 W2 0 3 A1 r R4 A0 0.0310656 A2 0.0 W3 0 3 A1 r R1 A0 0.0037632 A2 0.0 W4 0 3 A1 r R2 A0 0.0102784 A2 0.0 W5 0 3 A1 r R3 A0 2.024959e-2 A2 0.0 1 A1 r R7 "a2inver" R6 2 W6 5 0 W1 W2 W3 W4 W5 W7 4 0 W4 W3 W2 W1 0 C2 W0 4 0 W1 0 3 A0 5.139201e-3 A1 r R2 A2 5.139201e-3 W2 0 3 A0 0.0037632 A1 r R1 A2 0.0037632 W3 0 3 A0 0.0155328 A1 r R4 A2 0.0155328 W4 0 3 A0 2.024959e-2 A1 r R3 A2 2.024959e-2 1 A1 r R8 "inver" R6 2 W5 4 0 W1 W2 W3 W4 W6 3 0 W2 W1 W4 0 C3 W0 3 0 W1 0 1 A1 r R9 "gate" W2 0 1 A1 r RA "ch1" W3 0 1 A1 r RB "ch2" 0 RC "Transistor" nE 2 10 W7 3 0 W2 W4 W3 0 C4 W0 3 0 W1 0 1 A1 r R9 W2 0 1 A1 r RA W3 0 1 A1 r RB 0 RC pE 2 25 W8 4 0 W4 W1 W2 W5 0 C2