DIRECTORY 
CD, CDBasics, CDCells, CDDirectory, CDInstances, CDOps, CDPopUpMenus, CDProperties, CDRects, CDSatellites, CDSequencer, CDViewer, CDViewHighlight, 
CedarProcess, Convert, 
Core, CoreClasses, CoreFlat, CoreOps,
CoreGeometry,
HashTable,
IO,
PopUpMenus, PopUpSelection, Process, Rope, Sinix, SinixOps,
TerminalIO, ViewerClasses;

SinixOpsImpl: CEDAR PROGRAM	
IMPORTS CD, CDBasics, CDCells, CDDirectory, CDInstances, CDOps, CDPopUpMenus, CDProperties, CDRects, CDSatellites, CDSequencer, CDViewer, CDViewHighlight,  CedarProcess, Convert, CoreClasses, CoreFlat, CoreOps, CoreGeometry, HashTable, IO, PopUpMenus, PopUpSelection, Process, Rope, Sinix, TerminalIO
EXPORTS SinixOps
SHARES CDRects, CoreGeometry =
BEGIN OPEN SinixOps;
SearchedOrParent: PROC [flatWires: LIST OF FlatWireRec, candidate: FlatWireRec] RETURNS [BOOL] = {
FOR fw: LIST OF FlatWireRec _ flatWires, fw.rest WHILE fw#NIL DO
IF CoreFlat.FlatWireEqualRec[fw.first, candidate] THEN RETURN [TRUE];
ENDLOOP;
FOR i: NAT IN [0 .. candidate.wire.size) DO
IF SearchedOrParent[flatWires, [flatCell: candidate.flatCell, wireRoot: candidate.wireRoot, wire: candidate.wire[i]]] THEN RETURN [TRUE];
ENDLOOP;
RETURN [FALSE];
};

AddFlatWire: PROC [root: CellType, flatCell: FlatCellTypeRec, wire: Wire, wireRoot: CoreFlat.WireRoot, flatWires: LIST OF FlatWireRec] RETURNS [LIST OF FlatWireRec] ={
flatWire: FlatWireRec = CoreFlat.CanonizeWire[root, [flatCell: flatCell, wireRoot: wireRoot, wire: wire]];
FOR fw: LIST OF FlatWireRec _ flatWires, fw.rest WHILE fw#NIL DO
IF CoreFlat.FlatWireEqualRec[fw.first, flatWire] THEN RETURN [flatWires];
ENDLOOP;
flatWires _ CONS [flatWire, flatWires];
FOR i: NAT IN [0 .. wire.size) DO 
flatWires _ AddFlatWire[root, flatCell, wire[i], wireRoot, flatWires];
ENDLOOP;
RETURN [flatWires];
};
SameCDInstance: PROC [cdinst: CD.Instance, trans: CD.Transformation, instance: CoreGeometry.Instance] RETURNS [BOOL] ~ INLINE {
RETURN [
cdinst.ob=instance.obj AND 
CDBasics.DeMapPoint[cdinst.trans.off, trans]=instance.trans.off AND 
CDBasics.DecomposeOrient[itemInWorld: cdinst.trans.orient, cellInWorld: trans.orient]=instance.trans.orient
];
};

IsSelectedInstance: PROC [possibleInst: CoreGeometry.Instance, design: CD.Design] RETURNS [BOOL _ FALSE] = {
closed: CD.Instance = design.actual.first.mightReplace;
open: CD.Instance = design.actual.first.dummyCell;
IsSameInstance: CDCells.InstEnumerator = {
quit _ inst.selected AND SameCDInstance[inst, closed.trans, possibleInst];
};
RETURN [CDCells.EnumerateInstances[open.ob, IsSameInstance]];
};
HighLightInst: PUBLIC PROC [instance: CoreGeometry.Instance] RETURNS [hinstance: CD.Instance] = {
hinstance _ CDInstances.NewInst[
CDRects.CreateRect[CD.InterestSize[instance.obj], CD.shadeLayer], 
[CDBasics.MapPoint[CD.InterestBase[instance.obj], instance.trans], instance.trans.orient]
];
};

HighLightListInst: PUBLIC PROC [instances: CoreGeometry.Instances] RETURNS [hinstances: CD.InstanceList _ NIL] = {
WHILE instances#NIL DO 
hinstances _ CONS [HighLightInst[instances.first], hinstances]; instances _ instances.rest; 
ENDLOOP;
};

HighlightDesign: PUBLIC PROC [design: CD.Design, highlight: REF] = {
bbox: CD.Rect _ CDBasics.empty;
WITH highlight SELECT FROM
hinst: CD.Instance => bbox _ CDInstances.InstRectO[hinst];
hinstlist: CD.InstanceList => bbox _ CDInstances.BoundingRectO[hinstlist];
ENDCASE => {};
FOR viewers: LIST OF ViewerClasses.Viewer _ CDViewer.ViewersOf[design], viewers.rest WHILE viewers#NIL DO
CDViewHighlight.ShowInstance[v: viewers.first, instOrList: highlight];
IF CDBasics.NonEmpty[bbox] THEN CDViewer.ShowAndScale[viewer: viewers.first, rect: bbox];
ENDLOOP;
};

HighlightNets: PUBLIC PROC [decoration: Decoration, design: CD.Design, instance: CD.Instance, root: CellType, flatWires: LIST OF FlatWireRec] ~ {
hinstances: CD.InstanceList _ NIL;
EachFlatWire: CoreGeometry.EachFlatWireProc = {
IF SearchedOrParent[flatWires, flatWire] 
THEN hinstances _ CDInstances.AppendToList[HighLightListInst[CoreGeometry.TransformList[trans, CoreGeometry.GetGeometry[decoration, wire]]], hinstances];
};
EachFlatCell: CoreGeometry.EachFlatCellProc = {
EachPublic: CoreOps.EachWireProc = {
flatWire: FlatWireRec = IF bindings=NIL 
THEN [flatCell: [], wireRoot: public, wire: wire] 
ELSE NARROW [HashTable.Fetch[bindings, wire].value, FlatWire]^;
IF SearchedOrParent[flatWires, flatWire] 
THEN hinstances _ CDInstances.AppendToList[HighLightListInst[CoreGeometry.TransformList[trans, CoreGeometry.GetPins[decoration, wire]]], hinstances];
};
[] _ CoreOps.VisitWireSeq[cell.public, EachPublic];
};
Leaf: CoreGeometry.LeafProc = {RETURN [IsIcon[decoration, cellType]]};
CoreGeometry.EnumerateFlatGeometry[decoration: decoration, root: root, leafProc: Leaf, eachFlatWire: EachFlatWire, eachFlatCell: EachFlatCell];
IF hinstances=NIL THEN TerminalIO.PutF["*** Nothing to highlight!\n"];
HighlightDesign[design, CDInstances.ComposedList[hinstances, instance.trans]];
};

IsIcon: PUBLIC PROC [decoration: Decoration, cell: CellType] RETURNS [BOOL] ~ {
RETURN [CoreGeometry.HasObject[decoration, cell] AND cell.class#CoreClasses.recordCellClass]
};

ExtractCDInstance: PUBLIC PROC [instance: CD.Instance, design: CD.Design, mode: Mode] RETURNS [result: REF, props: Properties] ~ {
userData: REF = IF mode.userData#NIL THEN mode.userData[design] ELSE NIL;
[] _ CDSatellites.GetSatellites[design]; -- enforces the strong invariant in object, one level deep
CDProperties.PutInstanceProp[instance, Sinix.satellitesProp, CDSatellites.GetSatelliteRopes[instance]];
[result, props] _ Sinix.Extract[
obj: instance.ob, mode: mode, properties: instance.properties, userData: userData
];
};

ExtractCDStack: PUBLIC PROC [design: CD.Design, mode: Mode] RETURNS [instance: CD.Instance _ NIL, root: CellType _ NIL] ~ {
result: REF;
IF design.actual.rest=NIL THEN {
TerminalIO.PutF["*** No currently pushed-in cell.\n"];
RETURN;
};
FOR stack: LIST OF CD.PushRec _ design.actual, stack.rest WHILE stack.rest#NIL DO
IF stack.first.specific.changed THEN {
TerminalIO.PutF["*** Impossible to extract stack,  cell %g has been changed and not saved.\n", IO.rope[CDDirectory.Name[stack.first.mightReplace.ob]]];
RETURN;
};
instance _ stack.first.mightReplace;
ENDLOOP;
result _ ExtractCDInstance[instance: instance, design: design, mode: mode].result;
SELECT TRUE FROM
result=NIL		=> TerminalIO.PutF["*** Top cell extracts to NIL.\n"];
ISTYPE[result, Wire]	=> TerminalIO.PutF["*** Top cell extracts to a Wire.\n"];
ISTYPE[result, Wires]	=> TerminalIO.PutF["*** Top cell extracts to Wires.\n"];
ENDCASE		=> root _ NARROW [result];
};
CDStackToPath: PUBLIC PROC [design: CD.Design, mode: Mode] RETURNS [instance: CD.Instance, root: CellType, pushed: CellType, flatPushed: FlatCellTypeRec] = {

TransfUnboundFlat: CoreFlat.UnboundFlatCellProc = {
revStack: LIST OF CD.PushRec = NARROW [data];
possibleInst: CoreGeometry.Instance = [CoreGeometry.GetObject[mode.decoration, instance.type], CoreGeometry.GetTrans[mode.decoration, instance]];
IF SameCDInstance[revStack.rest.first.mightReplace, revStack.first.mightReplace.trans, possibleInst] 
THEN UnboundFlat[cell, target, flatCell, instance, index, parent, flatParent, revStack.rest];
};
UnboundFlat: CoreFlat.UnboundFlatCellProc = {
revStack: LIST OF CD.PushRec = NARROW [data];
SELECT TRUE FROM
NOT CoreGeometry.HasObject[mode.decoration, cell]	=> CoreFlat.NextUnboundCellType[cell, target, flatCell, instance, index, parent, flatParent, data, UnboundFlat];
revStack.rest=NIL	=> {pushed _ cell; flatPushed _ flatCell};
cell.class=CoreClasses.recordCellClass		=> CoreFlat.NextUnboundCellType[cell, target, flatCell, instance, index, parent, flatParent, data, TransfUnboundFlat];
ENDCASE	=> 
{TerminalIO.PutF["*** Pushed-in cell is deep inside an icon.\n"]; root _ NIL};
};
revStack: LIST OF CD.PushRec _ NIL;
[instance, root] _ ExtractCDStack[design, mode];
IF root=NIL THEN RETURN;
FOR stack: LIST OF CD.PushRec _ design.actual, stack.rest WHILE stack#NIL DO
revStack _ CONS [stack.first, revStack];
ENDLOOP;
revStack _ revStack.rest; -- we do not care about the top level dummy
UnboundFlat[cell: root, data: revStack];
IF root=NIL THEN RETURN; -- error already recognized
IF pushed=NIL THEN ERROR; -- somehow hierarchies differ
};
SelectedCoreObjects: PUBLIC PROC [design: CD.Design, mode: Mode, flatCellsActuals: BOOL _ FALSE] RETURNS [instance: CD.Instance, root: CellType, pushed: CellType, flatPushed: FlatCellTypeRec, flatCells: LIST OF FlatCellTypeRec _ NIL, flatWires: LIST OF FlatWireRec _ NIL] ~ {
isIcon: BOOL;
IsSelectedWire: CoreOps.EachWireProc ~ {
FOR geometry: CoreGeometry.Instances _ IF isIcon THEN CoreGeometry.GetPins[mode.decoration, wire] ELSE CoreGeometry.GetGeometry[mode.decoration, wire], geometry.rest WHILE geometry#NIL DO
IF IsSelectedInstance[geometry.first, design] 
THEN flatWires _ AddFlatWire[root, flatPushed, wire, IF isIcon THEN public ELSE internal, flatWires];
ENDLOOP;
};

[instance, root, pushed, flatPushed] _ CDStackToPath[design, mode];
IF root=NIL THEN RETURN;
isIcon _ IsIcon[mode.decoration, pushed];
IF isIcon 
THEN [] _ CoreOps.VisitWireSeq[pushed.public, IsSelectedWire]
ELSE {
rct: CoreClasses.RecordCellType = NARROW [pushed.data];
[] _ CoreOps.VisitWireSeq[rct.internal, IsSelectedWire];
FOR i: NAT IN [0 .. rct.size) DO
possibleInst: CoreGeometry.Instance = [CoreGeometry.GetObject[mode.decoration, rct[i].type], CoreGeometry.GetTrans[mode.decoration, rct[i]]];
IF NOT IsSelectedInstance[possibleInst, design] THEN LOOP;
flatCells _ CONS [[path: CoreFlat.AddInstance[flatPushed.path, rct[i], pushed]], flatCells];
IF flatCellsActuals THEN FOR j: NAT IN [0 .. rct[i].actual.size) DO
flatWires _ AddFlatWire[root, flatPushed, rct[i].actual.elements[j], internal, flatWires];
ENDLOOP;
ENDLOOP;
};
};
SelectedCellType: PUBLIC PROC [design: CD.Design, mode: Mode] RETURNS [instance: CD.Instance, root: CellType _ NIL, cell: CellType, flatCell: FlatCellTypeRec _ [], trans: CoreGeometry.Transformation] = {
IF design.actual.rest#NIL THEN {
pushed: CellType; flatPushed: FlatCellTypeRec;
flatCells: LIST OF FlatCellTypeRec; flatWires: LIST OF FlatWireRec;
cellInstance: CellInstance;
[instance, root, pushed, flatPushed, flatCells, flatWires] _ SelectedCoreObjects[design, mode, FALSE];
IF root=NIL THEN RETURN;
IF flatWires#NIL OR flatCells=NIL OR flatCells.rest#NIL THEN  {TerminalIO.PutF["*** Select one instance only.\n"]; root _ NIL; RETURN};
flatCell _ flatCells.first;
[instance: cellInstance, cellType: cell] _ CoreFlat.ResolveFlatCellType[root, flatCell]; -- we could optimize and do better here.
trans _ CDBasics.ComposeTransform[itemInCell: CoreGeometry.GetTrans[mode.decoration, cellInstance], cellInWorld: design.actual.first.mightReplace.trans];
} ELSE {
multiple: BOOL;
result: REF;
[instance, multiple] _ CDOps.SelectedInstance[design];
IF multiple 
THEN {TerminalIO.PutF["\n** Multiple instances selected.  No action.\n"]; RETURN};
IF instance=NIL 
THEN {TerminalIO.PutF["\n** No instance selected.  No action.\n"]; RETURN};
IF instance=NIL THEN RETURN;
result _ ExtractCDInstance[instance, design, mode].result;
IF result=NIL THEN RETURN;
WITH result SELECT FROM 
ct: CellType => root _ ct;
ENDCASE => {TerminalIO.PutF["\n** Not a Core cell.  No action.\n"]; RETURN};
cell _ root; trans _ instance.trans;
};
};

HighLightWireGeometry: PROC [design: CD.Design, mode: Mode, name: ROPE, wires: LIST OF Wire] = {
IF name=NIL THEN RETURN; -- no highlight done
FOR insts: CD.InstanceList _ CDOps.InstList[design], insts.rest WHILE insts#NIL DO
AddGeometry: PROC [w: Wire] = {
IF CoreOps.Member[ws, w] THEN RETURN; -- to avoid infinite recursion, for example
ws _ CONS [w, ws];
FOR gs: CoreGeometry.Instances _ CoreGeometry.GetGeometry[mode.decoration, w], gs.rest WHILE gs#NIL DO
IF NOT CoreGeometry.Intersect[CD.InterestRect[insts.first.ob], gs.first] THEN LOOP;
geometry _ CONS [CoreGeometry.Transform[insts.first.trans, gs.first], geometry]; 
ENDLOOP;
FOR i: NAT IN [0 .. w.size) DO AddGeometry[w[i]] ENDLOOP;
};
geometry: CoreGeometry.Instances _ NIL;
ws: LIST OF Wire _ NIL;
IF NOT Rope.Equal[CDDirectory.Name[insts.first.ob], name] THEN LOOP;
WHILE wires#NIL DO AddGeometry[wires.first]; wires _ wires.rest ENDLOOP;
IF geometry=NIL THEN RETURN;
HighlightDesign[design, HighLightListInst[geometry]];
TerminalIO.PutF["Highlight of the culprits done.\n"];
ENDLOOP;
};

ExtractSelected: PROC [design: CD.Design, mode: Mode] = {
nb: INT _ 0;
HighlightDesign[design, NIL];
FOR instances: CD.InstanceList _ CDOps.InstList[design], instances.rest WHILE instances#NIL DO
result: REF;
IF NOT instances.first.selected THEN LOOP; 
nb _ nb + 1;
result _ ExtractCDInstance[instance: instances.first, design: design, mode: mode ! 
Sinix.FusionPropMismatch	=> {
TerminalIO.PutF["*** Extraction failed in cell %g.\n", IO.rope[name]];
IF prop=CoreOps.nameProp 
THEN TerminalIO.PutF["*** Two wires that do not have the same name are fused: %g and %g.\n", IO.rope[NARROW [value1]], IO.rope[NARROW [value2]]]
ELSE TerminalIO.PutF["*** Two wires that do not have the same %g property value are fused: %g and %g.\n", IO.atom[prop], IO.refAny[value1], IO.refAny[value2]];
GOTO Failed;
};
Sinix.FusionStructureMismatch	=> {
TerminalIO.PutF["*** Extraction failed in cell %g.\n", IO.rope[name]];
TerminalIO.PutF[
"*** Two wires with mismatching structures are fused: %g and %g.\n", 
IO.rope[CoreOps.GetShortWireName[wire1]], 
IO.rope[CoreOps.GetShortWireName[wire2]]
];
HighLightWireGeometry[design, mode, name, LIST [wire1, wire2]];
GOTO Failed;
};
Sinix.StructureMismatch	=> {
TerminalIO.PutF["*** Extraction failed in cell %g.\n", IO.rope[name]];
TerminalIO.PutF[
"*** Actual %g and subPublic %g have mismatching structures.\n", 
IO.rope[CoreOps.GetShortWireName[actual]], 
IO.rope[CoreOps.GetShortWireName[subPublic]]
];
HighLightWireGeometry[design, mode, name, LIST [actual]];
GOTO Failed;
};
Sinix.FusionByNameMismatch	=> {
TerminalIO.PutF["*** Extraction failed in cell %g.\n", IO.rope[name]];
TerminalIO.PutF["*** Fusion by name problem: %g.\n", IO.rope[msg]];
HighLightWireGeometry[design, mode, name, LIST [wire]];
GOTO Failed;
};
Sinix.StructuralLoop	=> {
TerminalIO.PutF["*** Extraction failed in cell %g.\n", IO.rope[name]];
TerminalIO.PutF["*** Probably a structural loop in wire: %g.\n", IO.rope[CoreOps.GetShortWireName[wire]]];
HighLightWireGeometry[design, mode, name, LIST [wire]]; -- be careful not to be recursive!
GOTO Failed;
};
].result;
IF result=NIL 
THEN TerminalIO.PutF["*** Extraction returned NIL"]
ELSE CoreOps.Print[ref: result, out: TerminalIO.CreateStream[], level: LAST [NAT]];
TerminalIO.PutF["\n"];
ENDLOOP;
IF nb=0 THEN TerminalIO.PutF["*** No instance selected.\n"];
IF nb>1 THEN TerminalIO.PutF["%g instances extracted.\n", IO.int[nb]];
EXITS Failed => RETURN;
};

HighlightMenu: PROC [design: CD.Design, mode: Mode] ~ {
HighlightDesign[design, NIL];
SELECT PopUpSelection.Request["Highlight nets", LIST ["Highlight selected nets", "Highlight named wire in selected cell", "Highlight all wires of selected cell", "Highlight all pins of selected cell"], "Controls highlight", LIST ["corresponding to selected instance", "asks for a CoreFlat name"]] FROM
1 => {
instance: CD.Instance; root: CellType; pushed: CellType; flatPushed: FlatCellTypeRec;
flatCells: LIST OF FlatCellTypeRec; flatWires: LIST OF FlatWireRec;
[instance, root, pushed, flatPushed, flatCells, flatWires] _ SelectedCoreObjects[design, mode, TRUE];
IF root=NIL THEN RETURN;
IF flatWires=NIL THEN {TerminalIO.PutF["*** No wire selected.\n"]; RETURN};
IF flatCells#NIL THEN TerminalIO.PutF["Cell instances selected: corresponding actuals are highlighted.\n"];
TerminalIO.PutF["The following wires have been selected:\t"];
FOR fw: LIST OF FlatWireRec _ flatWires, fw.rest WHILE fw#NIL DO
TerminalIO.PutF["\t%g", IO.rope[CoreFlat.WirePathRope[root, fw.first]]];
ENDLOOP; 
TerminalIO.PutF["\n"];
HighlightNets[mode.decoration, design, instance, root, flatWires];
};
2 => {
instance: CD.Instance; root: CellType; cell: CellType; flatCell: FlatCellTypeRec;
name: ROPE; quit: BOOL _ FALSE;
flatWire: FlatWireRec;
[instance, root, cell, flatCell] _ SelectedCellType[design, mode];
IF root=NIL THEN RETURN;
name _ TerminalIO.RequestRope["enter wire name relative to selected cell: " ! TerminalIO.UserAbort => {quit _ TRUE}];
IF quit THEN RETURN;
flatWire _ CoreFlat.ParseWirePath[root, Rope.Cat[CoreFlat.CellTypePathRope[root, flatCell], name] ! CoreFlat.PathError => {TerminalIO.PutF["*** Could not find wire `%g' : %g.\n", IO.rope[name], IO.rope[msg]]; quit _ TRUE; CONTINUE}];
IF quit THEN RETURN;
HighlightNets[mode.decoration, design, instance, root, LIST [CoreFlat.ParseWirePath[root, Rope.Cat[CoreFlat.CellTypePathRope[root, flatCell], name]]]];
};
3 => {
HighlightWire: CoreOps.EachWireProc = {
hinstances _ CDInstances.AppendToList[HighLightListInst[CoreGeometry.GetGeometry[mode.decoration, wire]], hinstances];
};
instance: CD.Instance; root: CellType; cell: CellType; flatCell: FlatCellTypeRec; trans: CoreGeometry.Transformation;
hinstances: CD.InstanceList _ NIL;
[instance, root, cell, flatCell, trans] _ SelectedCellType[design, mode];
IF root=NIL THEN RETURN;
IF cell.class#CoreClasses.recordCellClass THEN {TerminalIO.PutF["*** Only applicable to record cells!\n"]; RETURN};
[] _ CoreOps.VisitWireSeq[NARROW [cell.data, CoreClasses.RecordCellType].internal, HighlightWire];
HighlightDesign[design, CDInstances.ComposedList[hinstances, trans]];
};
4 => {
HighlightWire: CoreOps.EachWireProc = {
hinstances _ CDInstances.AppendToList[HighLightListInst[CoreGeometry.GetPins[mode.decoration, wire]], hinstances];
};
instance: CD.Instance; root: CellType; cell: CellType; flatCell: FlatCellTypeRec; trans: CoreGeometry.Transformation;
hinstances: CD.InstanceList _ NIL;
[instance, root, cell, flatCell, trans] _ SelectedCellType[design, mode];
IF root=NIL THEN RETURN;
[] _ CoreOps.VisitWireSeq[cell.public, HighlightWire];
HighlightDesign[design, CDInstances.ComposedList[hinstances, trans]];
};
ENDCASE => {};
};
ExtractLayoutCommand: PROC [command: CDSequencer.Command] ~ {
technology: CD.Technology = command.design.technology;
mode: Mode = NARROW [CDProperties.GetProp[technology, $ExtractMode]];
IF mode#NIL 
THEN ExtractSelected[command.design, mode] 
ELSE TerminalIO.PutF["No extraction mode for technology %g.\n", IO.atom[technology.key]];
};

HighlightLayoutCommand: PROC [command: CDSequencer.Command] ~ {
technology: CD.Technology = command.design.technology;
mode: Mode = NARROW [CDProperties.GetProp[technology, $ExtractMode]];
IF mode#NIL 
THEN HighlightMenu[command.design, mode]
ELSE TerminalIO.PutF["No extraction mode for technology %g.\n", IO.atom[technology.key]];
};

ExtractCommand: PROC [command: CDSequencer.Command] ~ {
mode: Mode = NARROW [CDProperties.GetProp[command.key, $ExtractMode]];
IF mode#NIL THEN ExtractSelected[command.design, mode] ELSE ERROR;
};

HighlightCommand: PROC [command: CDSequencer.Command] ~ {
mode: Mode = NARROW [CDProperties.GetProp[command.key, $ExtractMode]];
IF mode#NIL THEN HighlightMenu[command.design, mode] ELSE ERROR;
};
RegisterDefaultLayoutMode: PUBLIC PROC [mode: Mode, technology: CD.Technology] ~ {
IF technology=NIL THEN ERROR;
CDProperties.PutProp[technology, $ExtractMode, mode];
};

GetExtractMode: PUBLIC PROC [tech: REF] RETURNS [mode: Mode _ NIL] ~ {
WITH tech SELECT FROM
technology: CD.Technology => mode _ NARROW [CDProperties.GetProp[technology, $ExtractMode]];
key: ATOM => {
technology: CD.Technology = CD.FetchTechnology[key];
mode _ NARROW [CDProperties.GetProp[
IF technology#NIL THEN technology ELSE key,
$ExtractMode]];
};
ENDCASE => {};
};

RegisterModeCommands: PUBLIC PROC [mode: Mode, technology: CD.Technology _ NIL] ~ {
name: ROPE = mode.decoration.name;
menu: PopUpMenus.Menu = CDPopUpMenus.GetMenu[$OtherProgramMenu, TRUE];
extractKey: ATOM = Convert.AtomFromRope[Rope.Cat[name, "ExtractCommand"]];
highlightKey: ATOM = Convert.AtomFromRope[Rope.Cat[name, "HighlightCommand"]];
[] _ CDProperties.RegisterProperty[extractKey, $SinixOps];
[] _ CDProperties.RegisterProperty[highlightKey, $SinixOps];
CDProperties.PutProp[extractKey, $ExtractMode, mode];
CDProperties.PutProp[highlightKey, $ExtractMode, mode];
[] _ PopUpMenus.Entry[menu, Rope.Cat[name, ": extract"], NIL, extractKey, "calls extractor"];
[] _ PopUpMenus.Entry[menu, Rope.Cat[name, ": highlight"], NIL, highlightKey, "highlight submenu"];
CDSequencer.ImplementCommand[key: extractKey, technology: technology, proc: ExtractCommand, queue: doQueue];
CDSequencer.ImplementCommand[key: highlightKey, technology: technology, proc: HighlightCommand, queue: doQueue];
};
ProcessData: TYPE = REF ProcessDataRec;
ProcessDataRec: TYPE = RECORD [design: CD.Design, key: ATOM, mode: Mode, filter: FilterProc];
ExtractProcess: CedarProcess.ForkableProc = {
processData: ProcessData _ NARROW [data];
DO -- forever
CedarProcess.CheckAbort[];
IF CDProperties.GetDesignProp[processData.design, processData.key]=NIL THEN RETURN; -- no necessary, logically.  Just for safety!
FOR instances: CD.InstanceList _ CDOps.InstList[processData.design], instances.rest WHILE instances#NIL DO
CedarProcess.CheckAbort[];
IF CDProperties.GetDesignProp[processData.design, processData.key]=NIL THEN RETURN; -- not necessary, logically.  Just for safety!
IF NOT CDCells.IsCell[instances.first.ob] OR NOT processData.filter[processData.design, CDDirectory.Name[instances.first.ob], instances.first.ob] THEN LOOP;
[] _ ExtractCDInstance[instances.first, processData.design, processData.mode ! ABORTED => GOTO Aborted; ANY => CONTINUE];
Process.Yield[];
Process.Pause[Process.MsecToTicks[100]];
ENDLOOP;
Process.Pause[Process.MsecToTicks[500]];
ENDLOOP;
EXITS Aborted => RETURN;
};

FilterProc: TYPE = PROC [design: CD.Design, name: ROPE, object: CD.Object] RETURNS [extract: BOOL];
CDSequencer.ImplementCommand[key: $ExtractLayout, proc: ExtractLayoutCommand, queue: doQueue];
CDSequencer.ImplementCommand[key: $HighlightNetInLayout, proc: HighlightLayoutCommand, queue: doQueue];
[] _ CDProperties.RegisterProperty[$ExtractMode, $SinixOps];
[] _ CDProperties.RegisterProperty[$ExtractLayout, $SinixOps];
[] _ CDProperties.RegisterProperty[$HighlightNetInLayout, $SinixOps];
[] _ CDProperties.RegisterProperty[$SinixBackgroundFilter, $SinixOps];

END.  
¦SinixOpsImpl.mesa
Copyright c 1986 by Xerox Corporation.  All rights reserved.
Jean-Marc Frailong July 25, 1986 8:26:35 pm PDT
Bertrand Serlet March 13, 1987 10:10:31 pm PST
Barth, February 18, 1987 8:20:55 pm PST
Wire utilities
All arguments are canonized
Adds a flat wire to a set of flat wires.

CD Utilities
Check that two CD instances are logically the same. We need that because instances that are highlighted are equivalent to, but not equal to, instances in non pushed in cells.
Given inInst and outInst in world coordinates, return instance of inInst if it were in outInst. The basics code for this is found in  CDInstances.DeComposed. This function is necessary because cells pushed in are flattened to world coordinates, so we have to build them back.
Highlight
-- Compiler bug???
bbox: CD.Rect _ CDBasics.empty;
bbox _ WITH highlight SELECT FROM
-- hinst: CD.Instance => CDInstances.InstRectO[hinst],
hinstlist: CD.InstanceList => CDInstances.BoundingRectO[hinstlist],
ENDCASE => CDBasics.empty;
Links between Core and ChipNDale

We came from that one from a RecordCell [vertical move]
We want to deal with deeper last

Implementation of ChipNDale commands
to be replaced by a PushByName one day
CDSequencer commands
Registration of extract modes
Background Extraction [Out of order]
CDSequencer.ImplementCommand[key: $BackgroundLayoutExtraction, proc: BackgroundLayoutCommand, queue: doQueue];
RegisterBackgroundExtractionCommand: PUBLIC PROC [technology: CD.Technology, mode: Mode, prompt: ROPE, key: ATOM, filter: FilterProc] = {
[] _ CDProperties.RegisterProperty[key, $SinixOps];
CDProperties.PutProp[key, $ExtractMode, mode];
CDProperties.PutProp[key, $SinixBackgroundFilter, NEW [FilterProc _ filter]];
CDMenus.ImplementEntryCommand[menu: $OtherProgramMenu, entry: prompt, p: BackgroundExtractionCommand, key: key, technology: technology];
};

BackgroundLayoutCommand: PROC [command: CDSequencer.Command] ~ {
mode: Mode = NARROW [CDProperties.GetProp[command.design.technology, $ExtractMode];
IF mode#NIL THEN HighlightMenu[command.design, mode];
};

BackgroundExtractionCommand: PROC [command: CDSequencer.Command] ~ {
mode: Mode = NARROW [CDProperties.GetProp[command.key, $ExtractMode]];
refFilter: REF FilterProc _ NARROW [CDProperties.GetProp[command.key, $SinixBackgroundFilter]];
IF mode#NIL THEN BackgroundMenu[command.key, command.design, mode, IF refFilter=NIL THEN NIL ELSE refFilter^];
};

A property is stored on the design: the key is the key parameter (name of the command), and the value is the process doing background extraction.
BackgroundMenu: PROC [key: ATOM, design: CD.Design, mode: Mode, filter: FilterProc] ~ {
SELECT TerminalIO.RequestSelection["Background Extraction", LIST ["Start", "Stop"], "Controls Background Extraction", LIST ["Starts Background Extraction", "Stops Background Extraction"]] FROM
1 => {
IF CDProperties.GetDesignProp[design, key]#NIL THEN {TerminalIO.PutF["*** Background extraction already started for this design\n"]; RETURN};
CDProperties.PutDesignProp[design, key, CedarProcess.Fork[action: ExtractProcess, data: NEW [ProcessDataRec _ [design: design, key: key, mode: mode, filter: filter]], options: [priority: background, usePriority: TRUE]]];
TerminalIO.PutF["Background extraction started for this design\n"];
};
2 => {
process: CedarProcess.Process = NARROW [CDProperties.GetDesignProp[design, key]];
IF process=NIL THEN {TerminalIO.PutF["*** Background extraction was not started for this design\n"]; RETURN};
CedarProcess.Abort[process];
CDProperties.PutDesignProp[design, key, NIL];
TerminalIO.PutF["Background extraction stopped for this design\n"];
};
ENDCASE => RETURN;
};


This process tries to extract all instances in the design
RegisterBackgroundExtractionCommand: PROC [technology: CD.Technology, mode: Mode, key: ATOM, filter: FilterProc];
Create a menu entry for starting/stopping background extraction of filtered objects.  If technology is NIL, the entry will be valid for ALL technologies.
Initialization
�Êú˜–

"Cedar" styleš
œ™Icode–

"Cedar" stylešœ
Ïm
œ1™<Kšœ,Ïk™/Kš
œ.™.K™'—J˜šž	œ
˜
Jšžœ‘
˜“
J˜Jš
œ%˜%J˜
J˜
Jšžœ
˜Jš
œ;˜;Jš
œ˜—J˜šÏnœžœ
žœ
˜Jšžœ
žœâ
žœ>˜¬Jšžœ	˜Jšžœ˜Jšž
œ
˜—
head™Kš
œ™šŸœžœ
žœ
žœ&žœžœ˜bšžœžœ
žœ"žœžœ
ž˜@Kšžœ0žœ
žœžœ˜EKšžœ
˜—šžœžœ
žœž˜+Kšžœtžœ
žœžœ˜‰
Kšžœ
˜—Kšžœžœ˜K˜K˜—K™(šŸœžœažœ
žœžœžœ
žœ˜§
Kš
œj˜jšžœžœ
žœ"žœžœ
ž˜@Kšžœ/žœ
žœ
˜IKšžœ
˜—Kšœžœ˜'šžœžœ
žœžœ
˜"Kš
œF˜FKšžœ
˜—Kšžœ
˜K˜—K™—šžœ
™Kšœžœ�
™®
Kš
œ“™“šŸœžœ
žœžœ2žœžœžœ˜šžœ˜Kšœžœ
˜Kšœ@žœ
˜DKš
œk˜kKš
œ˜—K˜K˜—šŸœžœ/žœ	žœžœžœ˜lKšœžœ-˜7Kšœžœ*˜2šŸœ˜*Kšœžœ2˜JK˜—Kšžœ7˜=J˜——™	š
Ÿ
œžœ
žœ#žœ
žœ˜aš
œ ˜ Jšœžœžœ˜BJšœžœD˜YJš
œ˜—J˜J˜—šŸœžœ
žœ%žœžœžœ˜ršžœžœ
žœ
˜Jšœ
žœK˜\Jšžœ
˜—J˜K˜—š
Ÿœžœ
žœ
žœžœ˜DKšœžœ˜šžœžœ
ž˜Kš
œ:˜:Kš
œJ˜JKšžœ˜—Kš
Ïc™Kšœžœ™šœžœžœ
ž™!Kš 
œ !™6Kš
œC™CKšžœ™—šžœ
žœ
žœAžœ	žœ
ž˜iJš
œF˜FKšžœžœ:˜YKšžœ
˜—K˜K˜—šŸ
œžœ
žœ"žœžœ&žœ
žœ˜‘
Jšœžœžœ
˜"šŸœ#˜/šžœ'˜)Jšžœ•
˜™
—J˜—šŸœ#˜/šŸ
œ˜$šœžœ
žœ
˜(Jšžœ.˜2Jšžœ
žœ4˜?—šžœ'˜)Jšžœ‘
˜•
—J˜—Jš
œ3˜3J˜—KšŸœžœ!˜FKš
œ�
˜�
Kšžœžœ
žœ0˜FKš
œN˜NK˜K˜——™ š
Ÿœžœ
žœ*žœžœ˜OKšžœ+žœ(˜\K˜K˜—šŸœžœ
žœžœžœžœ
žœ˜‚
Kš
œ
žœžœžœ
žœžœ
žœ
˜IKšœ) :˜cKš
œg˜gš
œ ˜ Kš
œQ˜QKš
œ˜—K˜K˜—šŸœžœ
žœ
žœžœžœžœžœ˜{Kšœžœ
˜šžœžœ
žœ˜ Kš
œ6˜6Kšžœ
˜Kš
œ˜—š
žœžœ
žœ
žœ%žœžœ
ž˜Qšžœžœ˜&Kšœ_žœ6˜—
Kšžœ
˜Kš
œ˜—Jš
œ$˜$Kšžœ
˜—Kš
œR˜Ršžœ
žœ
ž˜Kšœžœ8˜BKšžœH˜NKšžœH˜NKšžœžœ
˜#—Kš
œ˜K™—šŸ
œžœ
žœ
žœžœžœM˜�
K˜Kš
œ7™7šŸœ"˜3Jš	œ
žœ
žœ
žœžœ˜-Jš
œ‘
˜‘
šžœc˜eJšžœY˜]—K˜—šŸœ
Ïb
œ ˜-Kš	œ
žœ
žœ
žœžœ˜-šžœ
žœ
ž˜KšžœŸ
˜¢
Kšœžœ+˜<Kš
œž
˜ž
šžœ˜KšœIžœ˜N——Kš
œ˜—Kš	œ
žœ
žœ
žœžœ
˜#Kš
œ0˜0Kšžœžœ
žœ
žœ
˜Kšœ¡™ š
žœžœ
žœ
žœ%žœžœ
ž˜LKšœžœ˜(Kšžœ
˜—Kšœ +˜EKš
œ(˜(Kš	žœžœ
žœ
žœ ˜4Kš	žœžœ
žœ
žœ ˜7K˜K™—šŸœžœ
žœ
žœ'žœžœžœžœUžœ
žœžœ
žœ
žœžœ˜“Kšœžœ
˜
šŸœ˜(š
žœ$žœžœ-žœ@žœ
žœ
ž˜»
šžœ,˜.Kšžœ1žœžœžœ˜e—Kšžœ
˜—K˜—K˜Kš
œC˜CKšžœžœ
žœ
žœ
˜Kš
œ)˜)šžœ˜
Kšžœ9˜=Kšžœ˜Kšœ"žœ˜7Kš
œ8˜8šžœžœ
žœž˜ Kš
œ�
˜�
Kšžœ
žœ*žœ
žœ
˜:KšœžœL˜\šžœžœ
žœžœ
žœž˜CKš
œZ˜ZKšžœ
˜—Kšžœ
˜—K˜—K˜——™$šŸœžœ
žœ
žœžœžœžœY˜Ë
šžœžœ
žœ˜ Kš
œ.˜.Kš	œžœ
žœžœ
žœ
˜CK˜Kšœ_žœ˜fKšžœžœ
žœ
žœ
˜Kšžœžœ
žœžœ
žœžœ
žœ>žœžœ˜‡
Kš
œ˜KšœY (˜�
Kš
Ϫ
˜™
Kšœžœ˜Kšœ
žœ
˜Kšœžœ
˜Jš
œ6˜6šžœ
˜JšžœFžœ˜R—šžœ
žœ
˜Kšžœ?žœ˜K—Kšžœ
žœ
žœ
žœ
˜Kš
œ:˜:Jšžœžœ
žœ
žœ
˜šžœžœ
žœ
˜Jš
œ˜Jšžœ=žœ˜L—Kš
œ$˜$K˜—K˜K˜—šŸœžœ
žœžœ	žœ
žœ
˜`Jš	žœžœ
žœ
žœ ˜-Jš
œ&™&š	žœžœ3žœžœ
ž˜RšŸœžœ˜Jšžœžœ
žœ +˜QJšœžœ	˜šžœTžœžœ
ž˜fJš
žœ
žœžœ)žœ
žœ
˜SJšœžœB˜QJšžœ
˜—Jš
žœžœ
žœžœžœ
˜9J˜—Jšœ#žœ
˜'Jšœžœ
žœžœ
˜Jšžœ
žœ4žœ
žœ
˜DJšžœžœ
žœ.žœ
˜HJšžœ
žœ
žœ
žœ
˜Kš
œ5˜5Jš
œ5˜5Jšžœ
˜—J˜J˜—šŸœžœ
žœ˜9Jšœžœ˜Kšœžœ˜š	žœžœ7žœžœ
ž˜^Jšœžœ
˜Jšžœ
žœžœ
žœ˜+J˜š
œS˜Sš
œ˜Jšœ7žœ
˜Fšžœ˜Jš
žœYžœžœžœžœ˜�
Jšžœfžœ
žœžœ˜Ÿ
—Jšžœ˜J˜—š
œ"˜"Jšœ7žœ
˜Fš
œ˜Jš
œE˜EJšžœ(˜*Jšžœ&˜(Jš
œ˜—Jšœ*žœ˜?Jšžœ˜J˜—š
œ˜Jšœ7žœ
˜Fš
œ˜Jš
œA˜AJšžœ)˜+Jšžœ*˜,Jš
œ˜—Jšœ*žœ˜9Jšžœ˜J˜—š
œ˜Jšœ7žœ
˜FJšœ5žœ˜CJšœ*žœ	˜7Jšžœ˜J˜—š
œ˜Jšœ7žœ
˜FJšœAžœ'˜jJšœ*žœ
 "˜ZJšžœ˜J˜—Jš
œ	˜	—šžœžœ
˜Kšžœ/˜3KšžœCžœžœ˜S—Jš
œ˜Jšžœ
˜—Jšžœžœ0˜<Jšžœžœ.žœ
˜FJšžœžœ
˜Jš
œ˜J˜—šŸ
œžœ
žœ˜7Kšœžœ˜šžœ*žœ¬
žœEž˜­˜Kšœ
žœI˜UKš	œžœ
žœžœ
žœ
˜CKšœ_žœ˜eKšžœžœ
žœ
žœ
˜Kšžœžœ
žœ.žœ˜KKšžœžœ
žœV˜kKš
œ=˜=šžœžœ
žœ"žœžœ
ž˜@Jšœžœ.˜HJšžœ˜	—Kš
œ˜Kš
œB˜BK˜—˜Kšœ
žœE˜QKšœžœžœžœ
˜Kš
œ˜Kš
œB˜BKšžœžœ
žœ
žœ
˜Kšœnžœ˜uKšžœžœ
žœ
˜Kš	œ³
žœ
žœžœžœ˜é
Kšžœžœ
žœ
˜Kšœ7žœ\˜—
K˜—˜šŸ
œ˜'Kš
œv˜vK˜—Kšœ
žœi˜uKšœžœžœ
˜"Kš
œI˜IKšžœžœ
žœ
žœ
˜Kšžœ(žœ=žœ˜sKšœžœB˜bKš
œE˜EK˜—˜šŸ
œ˜'Kš
œr˜rK˜—Kšœ
žœi˜uKšœžœžœ
˜"Kš
œI˜IKšžœžœ
žœ
žœ
˜Kš
œ6˜6Kš
œE˜EK˜—Kšžœ˜—K˜——š
œ™šŸœžœ#˜=Kšœžœ(˜6Kšœ
žœ2˜Ešžœžœ
˜Kšžœ'˜+Kšžœ<žœ˜Y—K˜K˜—šŸœžœ#˜?Kšœžœ(˜6Kšœ
žœ2˜Ešžœžœ
˜Kšžœ$˜(Kšžœ<žœ˜Y—K˜K˜—šŸœžœ#˜7Kšœ
žœ3˜FKš
žœžœ
žœ'žœ
žœ
˜BK˜K˜—šŸœžœ#˜9Kšœ
žœ3˜FKš
žœžœ
žœ%žœ
žœ
˜@K˜——™šŸœžœ
žœžœ˜RKšžœžœ
žœ
žœ
˜Kš
œ5˜5K˜K˜—šŸœžœ
žœžœžœžœ˜Fšžœžœ
ž˜Kšœžœžœ2˜\šœžœ˜Kšœžœžœ˜4šœžœ˜$Kšžœžœ
žœžœ˜+Kš
œ˜—K˜—Kšžœ˜—K˜K˜—š
Ÿœžœ
žœžœžœ˜SKšœžœ˜"Kšœ@žœ˜FKšœžœ:˜JKšœžœ<˜NKš
œ:˜:Kš
œ<˜<Kš
œ5˜5Kš
œ7˜7Kšœ9žœ!˜]Kšœ;žœ%˜cKš
œl˜lKš
œp˜pK˜——™$Kš
œn™nšŸ#œžœ
žœžœ!žœžœ™‰
Kš
œ3™3Kš
œ.™.Kšœ2žœ™MKš
œˆ
™ˆ
K™J™—šŸœžœ#™@Kšœ
žœ@™SKšžœžœ
žœ%™5K™K™—šÐbnœžœ#™DKšœ
žœ3™FKšœžœžœ=™_Kšžœžœ
žœ3žœžœ
žœ
žœ
žœ
™nK™K™—K™‘
šŸœžœžœ
žœ,™Wšžœ6žœ6žœBž™À
™Kšžœ)žœ
žœRžœ™�
KšœXžœyžœ™Ü
Kš
œC™CK™—š
œ™Kšœ žœ+™QKšžœ	žœ
žœRžœ™mKš
œ™Kšœ(žœ™-Kš
œC™CK™—Kšžœžœ
™—K™K™—Kšœ
žœžœ˜'Kš	œžœžœ
žœžœ"˜]K™Kš
œ9™9šŸœ˜-Kšœžœ˜)šžœ
 
˜
Kš
œ˜Kš	žœAžœ
žœ
žœ -˜�
š	žœžœCžœžœ
ž˜jKš
œ˜Kš	žœAžœ
žœ
žœ .˜‚
Kšžœ
žœ$žœ
žœbžœ
žœ
˜œ
Kš	œOžœžœ
žœžœ˜yKš
œ˜Kš
œ(˜(Kšžœ
˜—Kš
œ(˜(Kšžœ
˜—Kšžœžœ
˜Kš
œ˜K˜—Jšœžœžœ
žœžœ
žœ	žœžœ˜cšŸ#œžœžœžœ™qJšœgžœžœ™™
——™Kš
œ^˜^Kš
œg˜gJš
œ<˜<Jš
œ>˜>Jš
œE˜EJš
œF˜FJ˜Jšžœ˜——…—VÄ}d