DIRECTORY CD, CDCells, CDSimpleRules, CDSymbolicObjects, CoreClasses, CoreOps, CoreProperties, IO, PW, PWCore, PWCoreRoute, PWRoute, Route; PWCoreRouteImpl: CEDAR PROGRAM IMPORTS CD, CDCells, CDSimpleRules, CDSymbolicObjects, CoreClasses, CoreOps, CoreProperties, IO, PW, PWCore, PWRoute, Route EXPORTS PWCoreRoute = BEGIN OPEN PWCoreRoute; technologyKey: ATOM = $cmosB; Channel: PUBLIC PWCore.LayoutProc = { data: CoreClasses.RecordCellType _ NARROW [cellType.data]; leftOrBottomCT: CellType _ data[0].type; rightOrTopCT: CellType _ data[1].type; leftOrBottom: CD.Object _ PWCore.Layout[leftOrBottomCT]; rightOrTop: CD.Object _ PWCore.Layout[rightOrTopCT]; obj1, obj2, bottomOrLeftObj, topOrRightObj, channel, extended1, extended2: PW.Object; params: PWRoute.RouterParams; channelData: ChannelData _ NARROW [CoreProperties.GetCellTypeProp[cellType, $ChannelData]]; inX: BOOL _ channelData.inX; leftOrBottomHeight: INT _ IF inX THEN CD.InterestSize[leftOrBottom].y ELSE CD.InterestSize[leftOrBottom].x; rightOrTopHeight: INT _ IF inX THEN CD.InterestSize[rightOrTop].y ELSE CD.InterestSize[rightOrTop].x; leftOrBottomExtend: INT _ IF channelData.extend THEN MAX[leftOrBottomHeight, rightOrTopHeight] - leftOrBottomHeight ELSE 0; rightOrTopExtend: INT _ IF channelData.extend THEN MAX[leftOrBottomHeight, rightOrTopHeight] - rightOrTopHeight ELSE 0; trLayer: CD.Layer _ CDSimpleRules.GetLayer[technologyKey, channelData.trunkLayer]; brLayer: CD.Layer _ CDSimpleRules.GetLayer[technologyKey, channelData.branchLayer]; IF data.size#2 THEN ERROR; extended1 _ Filler[leftOrBottomCT, inX, trLayer, leftOrBottomExtend, channelData.extendTopOrRight]; extended2 _ Filler[rightOrTopCT, inX, trLayer, rightOrTopExtend, channelData.extendTopOrRight]; obj1 _ MakeOutline[data[0], data.internal, IF inX THEN right ELSE top, brLayer, CD.InterestSize[extended1], IF channelData.extendTopOrRight THEN 0 ELSE leftOrBottomExtend]; obj2 _ MakeOutline[data[1], data.internal, IF inX THEN left ELSE bottom, brLayer, CD.InterestSize[extended2], IF channelData.extendTopOrRight THEN 0 ELSE rightOrTopExtend]; IF (IF inX THEN CD.InterestSize[obj1].y ELSE CD.InterestSize[obj1].x)#(IF inX THEN CD.InterestSize[obj2].y ELSE CD.InterestSize[obj2].x) THEN ERROR; bottomOrLeftObj _ MakeFakeObject[data.internal, channelData.bottomOrLeftWires, channelData.inX, trLayer, IF inX THEN bottom ELSE left]; topOrRightObj _ MakeFakeObject[data.internal, channelData.topOrRightWires, channelData.inX, trLayer, IF inX THEN top ELSE right]; params _ NEW [PWRoute.RouterParamsRec _ [ trunkLayer: channelData.trunkLayer, branchLayer: channelData.branchLayer, technologyKey: technologyKey, signalSinglePinNets: FALSE, -- SIGNAL if there are any single pin nets opt: noIncompletes -- return the first correct routing ]]; channel _ PWRoute.MakeChannel[ obj1: obj1, obj2: obj2, bottomOrLeftObj: bottomOrLeftObj, topOrRightObj: topOrRightObj, params: params, isX: channelData.inX ! Route.Signal => {IF errorType=callingError THEN RESUME ELSE PW.WriteF["*** Routing warning: %g\n", IO.rope[explanation]]}]; IF channel=NIL OR NARROW [channel.specificRef, CD.CellPtr].contents=NIL THEN ERROR; obj _ (IF inX THEN PW.AbutX ELSE PW.AbutY)[extended1, channel, extended2]; }; DecorateChannel: PWCore.DecorateProc = { channelData: ChannelData _ NARROW [CoreProperties.GetCellTypeProp[cellType, $ChannelData]]; (IF channelData.inX THEN PWCore.DecorateAbutX ELSE PWCore.DecorateAbutY)[cellType, obj]; }; MakeOutline: PROC [cellInstance: CoreClasses.CellInstance, internal: Wire, iSide: PWCore.Side, iLayer: CD.Layer, iSize: CD.Position, displacement: INT] RETURNS [obj: CD.Object] ~ { AddPinToOutline: PWCore.EachWirePinProc ~ { inst: CD.Instance; name: ROPE; pos: CD.Position; IF wire.size#0 THEN ERROR; name _ CoreOps.GetFullWireNames[internal, CoreClasses.CorrespondingActual[cellInstance, wire]].first; IF side#iSide OR layer#iLayer THEN RETURN; pos _ SELECT side FROM left => [0, min+displacement], right => [iSize.x-minW, min+displacement], top => [min+displacement, iSize.y-minW], bottom => [min+displacement, 0], ENDCASE => ERROR; inst _ PW.IncludeInCell[obj, CDSymbolicObjects.CreatePin[IF side=left OR side=right THEN [minW, max-min] ELSE [max-min, minW]], pos]; CDSymbolicObjects.SetLayer[inst, layer]; CDSymbolicObjects.SetName[inst, name]; }; minW: INT _ CDSimpleRules.MinWidth[iLayer]-1; obj _ PW.CreateEmptyCell[]; [] _ PWCore.EnumerateWirePins[cellInstance.type, AddPinToOutline]; PW.SetInterestRect[obj, iSize]; PW.RepositionCell[obj]; obj _ obj; -- for debugging }; MakeFakeObject: PROC [internal: Wire, sideWires: LIST OF Wire, inX: BOOL, layer: CD.Layer, purposeSide: PWCore.Side] RETURNS [obj: PW.Object] ~ { AppendPin: PROC [wire: Wire] ~ { inst: CD.Instance; name: ROPE _ CoreOps.GetFullWireNames[internal, wire].first; inst _ PW.IncludeInCell[obj, CDSymbolicObjects.CreatePin[[minW, minW]], pos]; CDSymbolicObjects.SetLayer[inst, layer]; CDSymbolicObjects.SetName[inst, name]; pos _ IF inX THEN [pos.x+delta, pos.y] ELSE [pos.x, pos.y+delta]; }; minW: INT _ CDSimpleRules.MinWidth[layer]; delta: INT _ CDSimpleRules.MinDist[layer, layer]+minW; pos: CD.Position _ [0, 0]; obj _ PW.CreateEmptyCell[]; [] _ PW.IncludeInCell[obj, CDSimpleRules.Rect[[1, 1], CD.undefLayer], [1, 1]]; -- to avoid reposionning empty cell FOR list: LIST OF Wire _ sideWires, list.rest WHILE list#NIL DO [] _ CoreOps.VisitAtomicWires[list.first, AppendPin]; ENDLOOP; [] _ CDCells.SetInterestRect[obj, IF inX THEN [-minW, IF purposeSide=top THEN 0 ELSE -5*minW, pos.x, IF purposeSide=top THEN 10*minW ELSE minW] ELSE [IF purposeSide=left THEN -5*minW ELSE 0, -minW, IF purposeSide=left THEN minW ELSE 10*minW, pos.y]]; PW.RepositionCell[obj]; }; Filler: PROC [sourceCT: CellType, inX: BOOL, extLayer: CD.Layer, extension: INT, extendTopOrRight: BOOL] RETURNS [extended: CD.Object] = { source: CD.Object _ PWCore.Layout[sourceCT]; AddPinToExtension: PWCore.EachWirePinProc = { IF wire.size#0 THEN ERROR; IF side#(IF inX THEN (IF extendTopOrRight THEN top ELSE bottom) ELSE (IF extendTopOrRight THEN right ELSE left)) OR layer#extLayer THEN RETURN; [] _ PW.IncludeInCell[ obj, CDSimpleRules.Rect[IF inX THEN [max-min, extension] ELSE [extension, max-min], layer], IF inX THEN [min, 0] ELSE [0, min] ]; }; obj: CD.Object; size: CD.Position _ CD.InterestSize[source]; IF extension=0 THEN RETURN [source]; obj _ PW.CreateEmptyCell[]; [] _ PWCore.EnumerateWirePins[sourceCT, AddPinToExtension]; PW.SetInterestRect[obj, IF inX THEN [size.x, extension] ELSE [extension, size.y]]; PW.RepositionCell[obj]; extended _ (IF inX THEN PW.AbutY ELSE PW.AbutX)[IF extendTopOrRight THEN source ELSE obj, IF extendTopOrRight THEN obj ELSE source]; }; [] _ PWCore.RegisterLayoutAtom[$Channel, Channel, DecorateChannel]; END. ˜PWCoreRouteImpl.mesa Copyright c 1985, 1986 by Xerox Corporation. All rights reversed. Bertrand Serlet May 8, 1986 9:34:28 pm PDT Louis Monier May 23, 1986 12:24:05 pm PDT -- check if interestRects do not match -- Make fake objects -- Given the layout associated with the cellType, this proc extracts all the pins located on the edge of the channel which have the appropriate layer and are part (full name) of the public of the channel; it assemble these pins into a fake object passed to the router. -- A cell containing only pins (plus a rectangle; hack!) whose posiiton and size does not matter; used to specify the sides of the channel to the router. Κ2˜– "Cedar" stylešœ™Jšœ Οmœ7™BIcode™*K™)—J™JšΟk œžœSžœžœ&˜‹J˜šΟnœžœžœ˜"JšžœžœSžœžœ˜|Jšžœ˜Jšžœžœ ˜J˜Jšœžœ ˜J˜šΠbnœžœ˜%Jšœ#žœ˜:Jšœ(˜(Jšœ&˜&Jšœžœ(˜8Jšœ žœ&˜4JšœKžœ˜UJšœ˜Jšœžœ:˜[Jšœžœ˜Jš œžœžœžœžœžœžœ˜kJš œžœžœžœžœžœžœ˜eJš œžœžœžœžœ<žœ˜{Jš œžœžœžœžœ:žœ˜wJšœ žœG˜RJšœ žœH˜SJšžœ žœžœ˜Jšœc˜cJšœ_˜_Jšœ+žœžœžœžœžœžœžœ˜¬Jšœ+žœžœžœžœžœžœžœ˜¬J™&Jšžœžœžœžœžœžœžœžœžœžœžœžœžœ˜”J™Jšœižœžœžœ˜‡Jšœežœžœžœ˜šœ žœ˜)Jšœ#˜#Jšœ&˜&Jšœ˜JšœžœΟc*˜FJšœ‘#˜7J˜—šœ˜Jšœ˜Jšœ@˜@Jšœ˜Jš œ(žœžœžœžœžœ%žœ˜’—Jšžœ žœžœžœžœžœžœžœ˜SJš œžœžœžœžœžœ'˜JJ˜—K˜š œ˜(Jšœžœ:˜[Kšœžœžœžœ&˜XK˜—K˜K™ŒšŸ œžœVžœžœžœžœžœ ˜΄š œ˜+Kšœžœ ˜Kšœžœ˜ Kšœžœ ˜Kšžœ žœžœ˜Kšœe˜eKšžœ žœžœžœ˜*šœžœž˜Kšœ˜Kšœ*˜*Kšœ(˜(Kšœ ˜ Kšžœžœ˜—Kš œžœ0žœ žœ žœžœ˜…Kšœ(˜(Kšœ&˜&K˜—Kšœžœ$˜-Kšœžœ˜KšœB˜BKšžœ˜Kšžœ˜Kšœ ‘˜K˜—K˜K™™šŸœžœžœžœ žœ žœ"žœžœ ˜‘š  œžœ˜ Kšœžœ ˜Kšœžœ2˜