C0 W0 14 0 W1 0 1 A0 CoreName r R0 "Vdd" W2 0 1 A0 r R1 "Gnd" W3 32 1 A0 r R2 "ramA" W4 0 0 W5 0 0 W6 0 0 W7 0 0 W8 0 0 W9 0 0 WA 0 0 WB 0 0 WC 0 0 WD 0 0 WE 0 0 WF 0 0 W10 0 0 W11 0 0 W12 0 0 W13 0 0 W14 0 0 W15 0 0 W16 0 0 W17 0 0 W18 0 0 W19 0 0 W1A 0 0 W1B 0 0 W1C 0 0 W1D 0 0 W1E 0 0 W1F 0 0 W20 0 0 W21 0 0 W22 0 0 W23 0 0 W24 32 1 A0 r R3 "ramB" W25 0 0 W26 0 0 W27 0 0 W28 0 0 W29 0 0 W2A 0 0 W2B 0 0 W2C 0 0 W2D 0 0 W2E 0 0 W2F 0 0 W30 0 0 W31 0 0 W32 0 0 W33 0 0 W34 0 0 W35 0 0 W36 0 0 W37 0 0 W38 0 0 W39 0 0 W3A 0 0 W3B 0 0 W3C 0 0 W3D 0 0 W3E 0 0 W3F 0 0 W40 0 0 W41 0 0 W42 0 0 W43 0 0 W44 0 0 W45 32 1 A0 r R4 "cBus" W46 0 0 W47 0 0 W48 0 0 W49 0 0 W4A 0 0 W4B 0 0 W4C 0 0 W4D 0 0 W4E 0 0 W4F 0 0 W50 0 0 W51 0 0 W52 0 0 W53 0 0 W54 0 0 W55 0 0 W56 0 0 W57 0 0 W58 0 0 W59 0 0 W5A 0 0 W5B 0 0 W5C 0 0 W5D 0 0 W5E 0 0 W5F 0 0 W60 0 0 W61 0 0 W62 0 0 W63 0 0 W64 0 0 W65 0 0 W66 32 1 A0 r R5 "ifuIn" W67 0 0 W68 0 0 W69 0 0 W6A 0 0 W6B 0 0 W6C 0 0 W6D 0 0 W6E 0 0 W6F 0 0 W70 0 0 W71 0 0 W72 0 0 W73 0 0 W74 0 0 W75 0 0 W76 0 0 W77 0 0 W78 0 0 W79 0 0 W7A 0 0 W7B 0 0 W7C 0 0 W7D 0 0 W7E 0 0 W7F 0 0 W80 0 0 W81 0 0 W82 0 0 W83 0 0 W84 0 0 W85 0 0 W86 0 0 W87 32 1 A0 r R6 "kReg" W88 0 0 W89 0 0 W8A 0 0 W8B 0 0 W8C 0 0 W8D 0 0 W8E 0 0 W8F 0 0 W90 0 0 W91 0 0 W92 0 0 W93 0 0 W94 0 0 W95 0 0 W96 0 0 W97 0 0 W98 0 0 W99 0 0 W9A 0 0 W9B 0 0 W9C 0 0 W9D 0 0 W9E 0 0 W9F 0 0 WA0 0 0 WA1 0 0 WA2 0 0 WA3 0 0 WA4 0 0 WA5 0 0 WA6 0 0 WA7 0 0 WA8 3 1 A0 r R7 "selKRegSrc" WA9 0 0 WAA 0 0 WAB 0 0 WAC 0 1 A0 r R8 "shiftA" WAD 0 1 A0 r R9 "shiftB" WAE 0 1 A0 r RA "read" WAF 0 1 A0 r RB "write" WB0 0 0 WB1 0 0 2 A0 r RC "kRegAndRight" A1 Layout a A2 Channel RD "Record" 2 WB2 17 0 W1 W2 W3 W24 W45 W66 W87 WA8 WAC WAD WAE WAF WB0 WB1 WB3 33 1 A0 r RE "inOut" WB1 WB4 0 0 WB5 0 0 WB6 0 0 WB7 0 0 WB8 0 0 WB9 0 0 WBA 0 0 WBB 0 0 WBC 0 0 WBD 0 0 WBE 0 0 WBF 0 0 WC0 0 0 WC1 0 0 WC2 0 0 WC3 0 0 WC4 0 0 WC5 0 0 WC6 0 0 WC7 0 0 WC8 0 0 WC9 0 0 WCA 0 0 WCB 0 0 WCC 0 0 WCD 0 0 WCE 0 0 WCF 0 0 WD0 0 0 WD1 0 0 WD2 0 0 WB0 WD3 32 0 WB4 WB5 WB6 WB7 WB8 WB9 WBA WBB WBC WBD WBE WBF WC0 WC1 WC2 WC3 WC4 WC5 WC6 WC7 WC8 WC9 WCA WCB WCC WCD WCE WCF WD0 WD1 WD2 WB0 WD4 32 0 WB1 WB4 WB5 WB6 WB7 WB8 WB9 WBA WBB WBC WBD WBE WBF WC0 WC1 WC2 WC3 WC4 WC5 WC6 WC7 WC8 WC9 WCA WCB WCC WCD WCE WCF WD0 WD1 WD2 WD5 12 0 WAC WD4 WAF WAE W66 W24 W45 WAD W3 WD3 W2 W1 0 C1 W0 12 0 W1 0 1 A0 r R8 W2 32 1 A0 r RF "out" W3 0 0 W4 0 0 W5 0 0 W6 0 0 W7 0 0 W8 0 0 W9 0 0 WA 0 0 WB 0 0 WC 0 0 WD 0 0 WE 0 0 WF 0 0 W10 0 0 W11 0 0 W12 0 0 W13 0 0 W14 0 0 W15 0 0 W16 0 0 W17 0 0 W18 0 0 W19 0 0 W1A 0 0 W1B 0 0 W1C 0 0 W1D 0 0 W1E 0 0 W1F 0 0 W20 0 0 W21 0 0 W22 0 0 W23 0 1 A0 r RB W24 0 1 A0 r RA W25 32 1 A0 r R5 W26 0 0 W27 0 0 W28 0 0 W29 0 0 W2A 0 0 W2B 0 0 W2C 0 0 W2D 0 0 W2E 0 0 W2F 0 0 W30 0 0 W31 0 0 W32 0 0 W33 0 0 W34 0 0 W35 0 0 W36 0 0 W37 0 0 W38 0 0 W39 0 0 W3A 0 0 W3B 0 0 W3C 0 0 W3D 0 0 W3E 0 0 W3F 0 0 W40 0 0 W41 0 0 W42 0 0 W43 0 0 W44 0 0 W45 0 0 W46 32 1 A0 r R3 W47 0 0 W48 0 0 W49 0 0 W4A 0 0 W4B 0 0 W4C 0 0 W4D 0 0 W4E 0 0 W4F 0 0 W50 0 0 W51 0 0 W52 0 0 W53 0 0 W54 0 0 W55 0 0 W56 0 0 W57 0 0 W58 0 0 W59 0 0 W5A 0 0 W5B 0 0 W5C 0 0 W5D 0 0 W5E 0 0 W5F 0 0 W60 0 0 W61 0 0 W62 0 0 W63 0 0 W64 0 0 W65 0 0 W66 0 0 W67 32 1 A0 r R4 W68 0 0 W69 0 0 W6A 0 0 W6B 0 0 W6C 0 0 W6D 0 0 W6E 0 0 W6F 0 0 W70 0 0 W71 0 0 W72 0 0 W73 0 0 W74 0 0 W75 0 0 W76 0 0 W77 0 0 W78 0 0 W79 0 0 W7A 0 0 W7B 0 0 W7C 0 0 W7D 0 0 W7E 0 0 W7F 0 0 W80 0 0 W81 0 0 W82 0 0 W83 0 0 W84 0 0 W85 0 0 W86 0 0 W87 0 0 W88 0 1 A0 r R9 W89 32 1 A0 r R2 W8A 0 0 W8B 0 0 W8C 0 0 W8D 0 0 W8E 0 0 W8F 0 0 W90 0 0 W91 0 0 W92 0 0 W93 0 0 W94 0 0 W95 0 0 W96 0 0 W97 0 0 W98 0 0 W99 0 0 W9A 0 0 W9B 0 0 W9C 0 0 W9D 0 0 W9E 0 0 W9F 0 0 WA0 0 0 WA1 0 0 WA2 0 0 WA3 0 0 WA4 0 0 WA5 0 0 WA6 0 0 WA7 0 0 WA8 0 0 WA9 0 0 WAA 32 1 A0 r R10 "in" WAB 0 0 WAC 0 0 WAD 0 0 WAE 0 0 WAF 0 0 WB0 0 0 WB1 0 0 WB2 0 0 WB3 0 0 WB4 0 0 WB5 0 0 WB6 0 0 WB7 0 0 WB8 0 0 WB9 0 0 WBA 0 0 WBB 0 0 WBC 0 0 WBD 0 0 WBE 0 0 WBF 0 0 WC0 0 0 WC1 0 0 WC2 0 0 WC3 0 0 WC4 0 0 WC5 0 0 WC6 0 0 WC7 0 0 WC8 0 0 WC9 0 0 WCA 0 0 WCB 0 1 A0 r R1 WCC 0 1 A0 r R0 2 A0 r R11 "shRegDriver" A1 a A3 AbutX RD 32 WCD 44 0 W1 W2 W23 W24 W25 W46 W67 W88 W89 WAA WCB WCC WCE 12 0 W1 W3 W23 W24 W26 W47 W68 W88 W8A WAB WCB WCC WCF 12 0 W1 W4 W23 W24 W27 W48 W69 W88 W8B WAC WCB WCC WD0 12 0 W1 W5 W23 W24 W28 W49 W6A W88 W8C WAD WCB WCC WD1 12 0 W1 W6 W23 W24 W29 W4A W6B W88 W8D WAE WCB WCC WD2 12 0 W1 W7 W23 W24 W2A W4B W6C W88 W8E WAF WCB WCC WD3 12 0 W1 W8 W23 W24 W2B W4C W6D W88 W8F WB0 WCB WCC WD4 12 0 W1 W9 W23 W24 W2C W4D W6E W88 W90 WB1 WCB WCC WD5 12 0 W1 WA W23 W24 W2D W4E W6F W88 W91 WB2 WCB WCC WD6 12 0 W1 WB W23 W24 W2E W4F W70 W88 W92 WB3 WCB WCC WD7 12 0 W1 WC W23 W24 W2F W50 W71 W88 W93 WB4 WCB WCC WD8 12 0 W1 WD W23 W24 W30 W51 W72 W88 W94 WB5 WCB WCC WD9 12 0 W1 WE W23 W24 W31 W52 W73 W88 W95 WB6 WCB WCC WDA 12 0 W1 WF W23 W24 W32 W53 W74 W88 W96 WB7 WCB WCC WDB 12 0 W1 W10 W23 W24 W33 W54 W75 W88 W97 WB8 WCB WCC WDC 12 0 W1 W11 W23 W24 W34 W55 W76 W88 W98 WB9 WCB WCC WDD 12 0 W1 W12 W23 W24 W35 W56 W77 W88 W99 WBA WCB WCC WDE 12 0 W1 W13 W23 W24 W36 W57 W78 W88 W9A WBB WCB WCC WDF 12 0 W1 W14 W23 W24 W37 W58 W79 W88 W9B WBC WCB WCC WE0 12 0 W1 W15 W23 W24 W38 W59 W7A W88 W9C WBD WCB WCC WE1 12 0 W1 W16 W23 W24 W39 W5A W7B W88 W9D WBE WCB WCC WE2 12 0 W1 W17 W23 W24 W3A W5B W7C W88 W9E WBF WCB WCC WE3 12 0 W1 W18 W23 W24 W3B W5C W7D W88 W9F WC0 WCB WCC WE4 12 0 W1 W19 W23 W24 W3C W5D W7E W88 WA0 WC1 WCB WCC WE5 12 0 W1 W1A W23 W24 W3D W5E W7F W88 WA1 WC2 WCB WCC WE6 12 0 W1 W1B W23 W24 W3E W5F W80 W88 WA2 WC3 WCB WCC WE7 12 0 W1 W1C W23 W24 W3F W60 W81 W88 WA3 WC4 WCB WCC WE8 12 0 W1 W1D W23 W24 W40 W61 W82 W88 WA4 WC5 WCB WCC WE9 12 0 W1 W1E W23 W24 W41 W62 W83 W88 WA5 WC6 WCB WCC WEA 12 0 W1 W1F W23 W24 W42 W63 W84 W88 WA6 WC7 WCB WCC WEB 12 0 W1 W20 W23 W24 W43 W64 W85 W88 WA7 WC8 WCB WCC WEC 12 0 W1 W21 W23 W24 W44 W65 W86 W88 WA8 WC9 WCB WCC WED 12 0 W1 W22 W23 W24 W45 W66 W87 W88 WA9 WCA WCB WCC WCE 1 A0 r R12 "shReg0" C2 W0 12 0 W1 0 2 A4 LichenStructureFromCoreImplWireColor i 65307 A0 r R8 W2 0 2 A4 i 37044 A0 r RF W3 0 2 A4 i 290 A0 r RB W4 0 2 A4 i 30524 A0 r RA W5 0 2 A4 i 53781 A0 r R5 W6 0 2 A4 i 36584 A0 r R3 W7 0 2 A4 i 25294 A0 r R4 W8 0 2 A4 i 65309 A0 r R9 W9 0 2 A4 i 36582 A0 r R2 WA 0 2 A4 i 51275 A0 r R10 WB 0 2 A0 r R1 A4 i 53399 WC 0 2 A0 r R0 A4 i 3184 2 A0 r R13 "shReg" A1 a A5 Get RD 10 WD 16 0 WE 0 0 W2 W9 WF 0 0 W4 W5 W6 WA W10 0 0 W3 W11 0 0 W8 W1 W7 WC WB W12 3 0 W4 WF W7 0 C3 W0 3 0 W1 0 2 A0 r R14 "gate" A4 i 47 W2 0 2 A0 r R15 "ch1" A4 i 834 W3 0 2 A0 r R16 "ch2" A4 i 834 1 A0 r R17 "nE(2/4)" R18 "Transistor" nE 2 4 W13 3 0 W1 WF WA 0 C3 W14 4 0 WC WB WF W11 0 C4 W0 4 0 W1 0 2 A0 r R0 A6 PortData l n W2 0 2 A0 r R1 A6 l n W3 0 2 A0 r R19 "Input" A6 l n W4 0 2 A0 r R1A "nOutput" A6 l d 3 A0 r R1B "Inverter" A7 RoseBehave r R1B A8 RoseCutSet lor 1 R1C "JustAboveTransistors" RD 2 W0 W5 3 0 W3 W1 W4 0 C5 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 RoseTransistorSize d A0 r R1D "pE(2/10)" R18 pE 2 10 W6 3 0 W3 W4 W2 0 C6 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 d A0 r R17 R18 nE 2 4 W15 4 0 WC WB W11 WF 0 C7 W0 4 0 W1 0 2 A0 r R0 A6 l n W2 0 2 A0 r R1 A6 l n W3 0 2 A0 r R19 A6 l n W4 0 2 A0 r R1A A6 l dw 3 A0 r R1B A7 r R1B A8 lor 1 R1C RD 2 W0 W5 3 0 W3 W1 W4 0 C8 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 dw A0 r R1D R18 pE 2 10 W6 3 0 W3 W4 W2 0 C9 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 dw A0 r R17 R18 nE 2 4 W16 3 0 W8 WE W11 0 C3 W17 4 0 WC WB WE W2 0 C4 W18 4 0 WC WB W2 WE 0 C7 W19 4 0 WC WB W3 W10 0 C4 W1A 3 0 W3 W2 W7 0 C3 W1B 3 0 W10 W2 W7 0 CA W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 1 A0 r R1E "pE(2/4)" R18 pE 2 4 WCF 1 A0 r R1F "shReg1" C2 WD0 1 A0 r R20 "shReg2" C2 WD1 1 A0 r R21 "shReg3" C2 WD2 1 A0 r R22 "shReg4" C2 WD3 1 A0 r R23 "shReg5" C2 WD4 1 A0 r R24 "shReg6" C2 WD5 1 A0 r R25 "shReg7" C2 WD6 1 A0 r R26 "shReg8" C2 WD7 1 A0 r R27 "shReg9" C2 WD8 1 A0 r R28 "shReg10" C2 WD9 1 A0 r R29 "shReg11" C2 WDA 1 A0 r R2A "shReg12" C2 WDB 1 A0 r R2B "shReg13" C2 WDC 1 A0 r R2C "shReg14" C2 WDD 1 A0 r R2D "shReg15" C2 WDE 1 A0 r R2E "shReg16" C2 WDF 1 A0 r R2F "shReg17" C2 WE0 1 A0 r R30 "shReg18" C2 WE1 1 A0 r R31 "shReg19" C2 WE2 1 A0 r R32 "shReg20" C2 WE3 1 A0 r R33 "shReg21" C2 WE4 1 A0 r R34 "shReg22" C2 WE5 1 A0 r R35 "shReg23" C2 WE6 1 A0 r R36 "shReg24" C2 WE7 1 A0 r R37 "shReg25" C2 WE8 1 A0 r R38 "shReg26" C2 WE9 1 A0 r R39 "shReg27" C2 WEA 1 A0 r R3A "shReg28" C2 WEB 1 A0 r R3B "shReg29" C2 WEC 1 A0 r R3C "shReg30" C2 WED 1 A0 r R3D "shReg31" C2 WD6 8 0 W66 W87 W45 W24 W3 WA8 W1 W2 0 CB W0 8 0 W1 32 1 A0 r R5 W2 0 0 W3 0 0 W4 0 0 W5 0 0 W6 0 0 W7 0 0 W8 0 0 W9 0 0 WA 0 0 WB 0 0 WC 0 0 WD 0 0 WE 0 0 WF 0 0 W10 0 0 W11 0 0 W12 0 0 W13 0 0 W14 0 0 W15 0 0 W16 0 0 W17 0 0 W18 0 0 W19 0 0 W1A 0 0 W1B 0 0 W1C 0 0 W1D 0 0 W1E 0 0 W1F 0 0 W20 0 0 W21 0 0 W22 32 1 A0 r R6 W23 0 0 W24 0 0 W25 0 0 W26 0 0 W27 0 0 W28 0 0 W29 0 0 W2A 0 0 W2B 0 0 W2C 0 0 W2D 0 0 W2E 0 0 W2F 0 0 W30 0 0 W31 0 0 W32 0 0 W33 0 0 W34 0 0 W35 0 0 W36 0 0 W37 0 0 W38 0 0 W39 0 0 W3A 0 0 W3B 0 0 W3C 0 0 W3D 0 0 W3E 0 0 W3F 0 0 W40 0 0 W41 0 0 W42 0 0 W43 32 1 A0 r R4 W44 0 0 W45 0 0 W46 0 0 W47 0 0 W48 0 0 W49 0 0 W4A 0 0 W4B 0 0 W4C 0 0 W4D 0 0 W4E 0 0 W4F 0 0 W50 0 0 W51 0 0 W52 0 0 W53 0 0 W54 0 0 W55 0 0 W56 0 0 W57 0 0 W58 0 0 W59 0 0 W5A 0 0 W5B 0 0 W5C 0 0 W5D 0 0 W5E 0 0 W5F 0 0 W60 0 0 W61 0 0 W62 0 0 W63 0 0 W64 32 1 A0 r R3 W65 0 0 W66 0 0 W67 0 0 W68 0 0 W69 0 0 W6A 0 0 W6B 0 0 W6C 0 0 W6D 0 0 W6E 0 0 W6F 0 0 W70 0 0 W71 0 0 W72 0 0 W73 0 0 W74 0 0 W75 0 0 W76 0 0 W77 0 0 W78 0 0 W79 0 0 W7A 0 0 W7B 0 0 W7C 0 0 W7D 0 0 W7E 0 0 W7F 0 0 W80 0 0 W81 0 0 W82 0 0 W83 0 0 W84 0 0 W85 32 1 A0 r R2 W86 0 0 W87 0 0 W88 0 0 W89 0 0 W8A 0 0 W8B 0 0 W8C 0 0 W8D 0 0 W8E 0 0 W8F 0 0 W90 0 0 W91 0 0 W92 0 0 W93 0 0 W94 0 0 W95 0 0 W96 0 0 W97 0 0 W98 0 0 W99 0 0 W9A 0 0 W9B 0 0 W9C 0 0 W9D 0 0 W9E 0 0 W9F 0 0 WA0 0 0 WA1 0 0 WA2 0 0 WA3 0 0 WA4 0 0 WA5 0 0 WA6 3 1 A0 r R3E "sel" WA7 0 0 WA8 0 0 WA9 0 0 WAA 0 1 A0 r R0 WAB 0 1 A0 r R1 2 A0 r R3F "RegWithMux" A1 a A3 RD 32 WAC 40 0 W1 W22 W43 W64 W85 WA6 WAA WAB WAD 8 0 W2 W23 W44 W65 W86 WA6 WAA WAB WAE 8 0 W3 W24 W45 W66 W87 WA6 WAA WAB WAF 8 0 W4 W25 W46 W67 W88 WA6 WAA WAB WB0 8 0 W5 W26 W47 W68 W89 WA6 WAA WAB WB1 8 0 W6 W27 W48 W69 W8A WA6 WAA WAB WB2 8 0 W7 W28 W49 W6A W8B WA6 WAA WAB WB3 8 0 W8 W29 W4A W6B W8C WA6 WAA WAB WB4 8 0 W9 W2A W4B W6C W8D WA6 WAA WAB WB5 8 0 WA W2B W4C W6D W8E WA6 WAA WAB WB6 8 0 WB W2C W4D W6E W8F WA6 WAA WAB WB7 8 0 WC W2D W4E W6F W90 WA6 WAA WAB WB8 8 0 WD W2E W4F W70 W91 WA6 WAA WAB WB9 8 0 WE W2F W50 W71 W92 WA6 WAA WAB WBA 8 0 WF W30 W51 W72 W93 WA6 WAA WAB WBB 8 0 W10 W31 W52 W73 W94 WA6 WAA WAB WBC 8 0 W11 W32 W53 W74 W95 WA6 WAA WAB WBD 8 0 W12 W33 W54 W75 W96 WA6 WAA WAB WBE 8 0 W13 W34 W55 W76 W97 WA6 WAA WAB WBF 8 0 W14 W35 W56 W77 W98 WA6 WAA WAB WC0 8 0 W15 W36 W57 W78 W99 WA6 WAA WAB WC1 8 0 W16 W37 W58 W79 W9A WA6 WAA WAB WC2 8 0 W17 W38 W59 W7A W9B WA6 WAA WAB WC3 8 0 W18 W39 W5A W7B W9C WA6 WAA WAB WC4 8 0 W19 W3A W5B W7C W9D WA6 WAA WAB WC5 8 0 W1A W3B W5C W7D W9E WA6 WAA WAB WC6 8 0 W1B W3C W5D W7E W9F WA6 WAA WAB WC7 8 0 W1C W3D W5E W7F WA0 WA6 WAA WAB WC8 8 0 W1D W3E W5F W80 WA1 WA6 WAA WAB WC9 8 0 W1E W3F W60 W81 WA2 WA6 WAA WAB WCA 8 0 W1F W40 W61 W82 WA3 WA6 WAA WAB WCB 8 0 W20 W41 W62 W83 WA4 WA6 WAA WAB WCC 8 0 W21 W42 W63 W84 WA5 WA6 WAA WAB WAD 1 A0 r R40 "Reg0" CC W0 8 0 W1 0 1 A0 r R5 W2 0 1 A0 r R6 W3 0 1 A0 r R4 W4 0 1 A0 r R3 W5 0 1 A0 r R2 W6 3 1 A0 r R3E W7 0 0 W8 0 0 W9 0 0 WA 0 1 A0 r R0 WB 0 1 A0 r R1 2 A0 r R41 "Reg" A1 a A3 RD 2 W0 WC 6 0 W3 W2 W1 W6 WA WB 0 CD W0 6 0 W1 0 1 A0 r R4 W2 0 1 A0 r R6 W3 0 1 A0 r R5 W4 3 1 A0 r R3E W5 0 0 W6 0 0 W7 0 0 W8 0 1 A0 r R0 W9 0 1 A0 r R1 2 A0 r R42 "RegAndMuxOnly" A1 a AA AbutY RD 3 WA 7 0 W1 W2 W3 W4 W8 W9 WB 0 1 A0 r R43 "muxOut" WC 6 0 W2 WB W1 W7 W9 W8 0 CE W0 6 0 W1 0 2 A4 i 37044 A0 r RF W2 0 2 A4 i 51275 A0 r R10 W3 0 2 A4 i 26372 A0 r R44 "dOut" W4 0 2 A4 i 21973 A0 r R45 "dRead" W5 0 2 A0 r R1 A4 i 53399 W6 0 2 A0 r R0 A4 i 3184 2 A0 r R46 "Register" A1 a A5 RD 4 W7 7 0 W1 W3 W2 W8 0 0 W4 W6 W5 W9 4 0 W6 W5 W8 W2 0 CF W0 4 0 W1 0 2 A0 r R0 A6 l n W2 0 2 A0 r R1 A6 l n W3 0 2 A0 r R19 A6 l n W4 0 2 A0 r R1A A6 l dw 3 A0 r R1B A7 r R1B A8 lor 1 R1C RD 2 W0 W5 3 0 W3 W1 W4 0 C10 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 dw A0 r R47 "pE(2/3)" R18 pE 2 3 W6 3 0 W3 W4 W2 0 C11 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 dw A0 r R48 "nE(2/3)" R18 nE 2 3 WA 4 0 W6 W5 W2 W8 0 C12 W0 4 0 W1 0 2 A0 r R0 A6 l n W2 0 2 A0 r R1 A6 l n W3 0 2 A0 r R19 A6 l n W4 0 2 A0 r R1A A6 l d 3 A0 r R1B A7 r R1B A8 lor 1 R1C RD 2 W0 W5 3 0 W3 W1 W4 0 C13 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 d A0 r R49 "pE(2/40)" R18 pE 2 40 W6 3 0 W3 W4 W2 0 C14 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 d A0 r R4A "nE(2/16)" R18 nE 2 16 WB 3 0 W4 W1 W3 0 C15 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 1 A0 r R4A R18 nE 2 16 WC 4 0 W6 W5 W8 W1 0 C16 W0 4 0 W1 0 2 A0 r R0 A6 l n W2 0 2 A0 r R1 A6 l n W3 0 2 A0 r R19 A6 l n W4 0 2 A0 r R1A A6 l d 3 A0 r R1B A7 r R1B A8 lor 1 R1C RD 2 W0 W5 3 0 W3 W1 W4 0 C17 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 d A0 r R4B "pE(2/80)" R18 pE 2 80 W6 3 0 W3 W4 W2 0 C18 W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 2 A9 d A0 r R4C "nE(2/32)" R18 nE 2 32 WD 5 0 WB W1 W8 W6 W9 0 C19 W0 5 0 W1 0 2 A4 i 3470 A0 r R43 W2 0 2 A4 i 65165 A0 r R4D "muxIn" W3 0 2 A4 i 3184 A0 r R0 W4 0 2 A4 i 36980 A0 r R3E W5 0 2 A4 i 53399 A0 r R1 2 A0 r R4E "RegMux" A1 a A5 RD 1 W6 5 0 W1 W2 W3 W4 W5 W7 3 0 W4 W2 W1 0 C1A W0 3 0 W1 0 2 A0 r R14 A4 i 47 W2 0 2 A0 r R15 A4 i 834 W3 0 2 A0 r R16 A4 i 834 1 A0 r R4F "nE(2/20)" R18 nE 2 20 WE 5 0 WB W3 W8 W5 W9 0 C19 WD 6 0 W1 W2 W3 W4 W5 W6 0 C1B W0 6 0 W1 0 2 A0 r R5 A4 i 53781 W2 0 2 A0 r R6 A4 i 25334 W3 0 2 A0 r R4 A4 i 25294 W4 0 2 A0 r R3 A4 i 36584 W5 0 2 A0 r R2 A4 i 36582 W6 3 1 A0 r R3E W7 0 1 A4 i 33551 W8 0 1 A4 i 34063 W9 0 1 A4 i 34575 3 A0 r R50 "CreateBuses" AB Reg n 5 A1 a AC CreateBusesLayout RD 0 W0 WAE 1 A0 r R51 "Reg1" CC WAF 1 A0 r R52 "Reg2" CC WB0 1 A0 r R53 "Reg3" CC WB1 1 A0 r R54 "Reg4" CC WB2 1 A0 r R55 "Reg5" CC WB3 1 A0 r R56 "Reg6" CC WB4 1 A0 r R57 "Reg7" CC WB5 1 A0 r R58 "Reg8" CC WB6 1 A0 r R59 "Reg9" CC WB7 1 A0 r R5A "Reg10" CC WB8 1 A0 r R5B "Reg11" CC WB9 1 A0 r R5C "Reg12" CC WBA 1 A0 r R5D "Reg13" CC WBB 1 A0 r R5E "Reg14" CC WBC 1 A0 r R5F "Reg15" CC WBD 1 A0 r R60 "Reg16" CC WBE 1 A0 r R61 "Reg17" CC WBF 1 A0 r R62 "Reg18" CC WC0 1 A0 r R63 "Reg19" CC WC1 1 A0 r R64 "Reg20" CC WC2 1 A0 r R65 "Reg21" CC WC3 1 A0 r R66 "Reg22" CC WC4 1 A0 r R67 "Reg23" CC WC5 1 A0 r R68 "Reg24" CC WC6 1 A0 r R69 "Reg25" CC WC7 1 A0 r R6A "Reg26" CC WC8 1 A0 r R6B "Reg27" CC WC9 1 A0 r R6C "Reg28" CC WCA 1 A0 r R6D "Reg29" CC WCB 1 A0 r R6E "Reg30" CC WCC 1 A0 r R6F "Reg31" CC