











Note: Storage card inverts data and check bits




Note: Balance of checker is on pg. 6












Note: Storage card inverts data and check bits






CW'=1:


UdatParity	Partialn	ChkSynn
0	0	0
0	1	1
1	0	1
1	1	0




CW' = 0



Partialn	ChkSynn
0	0
1	1

















ALU Card supplies parity on OUTPUT



















Ftype classifies references according to the types of faults they can cause:
 Non-memory/Fetch/Store





Referencnes are also classified as to whether or not they use a pipe slot.














Changes from Rev E to Rev F:

- 1) Added the signal Disableh2 (pg 20,12) for test
- 2) Removed H4ParityError' from the term that forms Abort' (gate at a15 now free, inverter at e1a moved).

Note: This change deletes IC a15.

Changes from RevF to RevG:

- 1) b11.15 (pg 1) _ GenX, not GenX' (this was wrong in .nl file, ok on dwg.)
- 2) h13.9 _ CrctSyn4, h13.11 _ CrctSyn6 (pg. 3)

Changes from RevG to RevH:

- 1) (pg13) Change c1.13 from RamClock to EdgeClocka
- 2) (pg 13,15) Changed i9 from S74 to S175. Relocated i9's functions to i10. Added MOBounds as R.05 during R_Pipe operation.
- 3) (pg 16) Deleted S04 at a10e. Replaced with S00 a15a, and added MC1StartMC2' as input to MC1Active.
- 4) Added MC2PS12' by replacing f3 (S74) with S175 (pg 19). MC1PS12' is used instead of PStore12' at a1.13 (pg 20).

Changes from RevH to RevI (5/9/78)

- 1) (pg 20) h3.9 was MC2HoldIfSNE0, is now MC2StartXport' after passing through the 8T09 at h9b (used as a driver).
- 2) Renamed signal MC2TestSNE0 to MC2HoldIfSNE0 (essentially, these two signals have been coalesced into one).
- 3) Added test points.
- 4) Added comments on Vee bypass and -10V supply changes to D0memplatforms.sil

Changes from Rev I to Rev J (8/12/78 - C. Thacker)

- 1) Renamed signal TP055 GateALUParity, and connected it to E079 (pg 10)
- 2) Latched signal StorAccessType in S374 at h4f (pg 15)
- 3) Removed MC2XferWord and MC1XferWord from a5.11 and a5.12. Connected a5.11 and a5.12 to a5.13 (pg 16). Note thac signal MC1XferWord is no longer used on this card, so E006 is free.
- 4) Removed -10V supply components on D0memplatforms.sil

Changes from Rev J to rev K (10/8/78 - C. Thacker)

- 1) Changed h7.12 from MC1WriteMem to MC1WriteMemSlow (pg13). This signal is generated at platform a16 (pg12).
- 2) Changed platform a16 to 20pins to make room for MC1WriteMemSlow (pg12).
- 3) Added capacitors on SloMapRAS' and SloMapWrite' (platform c5, page 12).
- 4) Changed a9.12 from MC1Task.3 to MC1Next.4 (pg15).
- 5) Changed i7.1 from PUB to Referenced (pg15). This requires changing PROM i7 to revision E.

Changes from Rev K to rev L (11/1/78 - C. Thacker)

- 1) Signal clkOutputReg is now clkOutputReg' by removing S37 at h6a (now free) page 13.
- 2) b10.1 (pg15) was Disableb10, is now GND. Also removed Disableb10 from SPLAT i1 (pg 12).

There are no prom changes in this revision.

Changes from Rev L to rev M (12/9/78 - C. Thacker)

- 1) Changed platforms c5 and i1 - removed capacitors and changed values.
- 2) Changed the generation of clkOutputReg' (pg 13). This signal is now one cycle wide, rather than being a qualified EdgeClock.
- 3) The input to h5g (pg 13) is PreRovAd', not EnRowAd'. This board requires an ALU board of rev M for proper operation.

There are no prom changes in this revision.

Note: Rev M = Rev Ga

Changes from rev Ga to rev Gb (7/18/80 - CPT).

- 1) Added 16 FICAPS for MK4116 chips (VDD and VEE)
- 2) Added glitch suppression capacitor adjacent to h7 (on MC1WriteMemSlow - 100pf).
- 3) Changed interlock logic on page 18.

Current PROM Revisions:

a4, a3, a2, b3, b4, c2, c3, d2, d3, e3 (MC1 Sequencer): E


g3, g1, h1, h2, i2 (MC2 Sequencer): D

i7 (Fault): E


b11 (Ftype, Pipe): D

f14 (Single/Double errors): D


XEROX EOD	Project D0	Memory Control Changes	File d0memchanges.sil	Designer Thacker	Rev Gb	Date 7/18/80
--------------	---------------	------------------------	--------------------------	---------------------	-----------	-----------------



Position c5



Position a16



Position i1