




A L T O D U A L D E N S I T Y
 T A P E C O N T R O L L E R
 D D T a p e



Table of contents




<u>TITLE</u>	<u>Page</u>
Formatter Status _____	0 1
Tape Unit Status _____	0 2
Read Data Interface and FIEO _____	0 3
FIFO Control _____	0 4
Last Byte Detect _____	0 5
Write FIFO and Drivers _____	0 6
Formatter Command Register _____	0 7
Go Command Register _____	0 8
Alto Bus Interface _____	0 8
Alto Processor Interface _____	1 0
Data Wakeups _____	1 1
Other Wakeups _____	1 2
Route Stuff _____	1 3
Layout _____	1 4




















#c45X moved to #c44X REV D









GO Command Register






Alto Bus Interface

XEROX PARC/CSL	Project DDTape	GO Command Register Alto Bus Interface	File DDTape08.sil	Designer Tim Diebert	Rev E	Date 3/17/81	Page 09
-------------------	-------------------	---	----------------------	-------------------------	----------	-----------------	------------








XEROX PARC/CSL	Project DDTape	Alto Processor Interface	File DDTape10.sil	Designer Tim Diebert	Rev E	Date 2/12/81	Page 11
-------------------	-------------------	--------------------------	----------------------	-------------------------	----------	-----------------	------------




XEROX PARC/CSL	Project DDTape	Data Wakeups	File DDTape11.sil	Designer Tim Diebert	Rev E	Date 3/17/81	Page 12
-------------------	-------------------	--------------	----------------------	-------------------------	----------	-----------------	------------





1k ohm resistor from 1 to 16
 330 ohm resistor from 2 to 15

E D G E C O N N E C T O R



C A B L E C O N N E C T O R

Misc Clean up REV D

As viewed from the component side

Load .01uf caps all available locations near chips
Install heavy ground connections from edge to power p.

XEROX PARC/CSL	Project DDTape	Reference Layout	File DDTape14.sil	Designer Tim Diebert	Rev E	Date 3/17/81	Page 15
-------------------	-------------------	---------------------	----------------------	-------------------------	----------	-----------------	------------