DIRECTORY
Atom, Basics, PCConex, PCEmul, Ports, Rope;
PCEmulImpl: CEDAR PROGRAM
IMPORTS Atom, Basics, Ports
EXPORTS PCEmul
~ BEGIN
Mismatch: SIGNAL [msg: Rope.ROPE]= CODE;
PCEvent: SIGNAL [msg: Rope.ROPE]= CODE;
QWord: TYPE = ARRAY [0 .. 2) OF CARD;
WordAsBits: TYPE = PACKED ARRAY [0..16) OF BOOL;
DWAsBits: TYPE = PACKED ARRAY [0..32) OF BOOL;
SimpleProc: TYPE = PROC[pcemul: PCConex.PCEmulState, params: LIST OF REF ANY _ NIL ] RETURNS [];
DSerialOut: NAT= 8;
nDReset: NAT= 10;
nDFreeze: NAT= 11;
DExecute: NAT= 12;
DSerialIn: NAT= 13;
DAddress: NAT= 14;
DShiftCk: NAT= 15;
dRegister: NAT=600FH;
StopSimul: SimpleProc ~ {
SIGNAL PCEvent["End of Simulation"];
NextLine[pcemul];
};
NextLine: SimpleProc ~ {
pcemul.testProcList _ pcemul.testProcList.rest;
pcemul.countcycle _ 0;
};
Jump: SimpleProc ~ {
label: ATOM _ NARROW[params.first];
pcemul.testProcList _ NARROW[Atom.GetProp[$PCEmul, $PKList]];
WHILE pcemul.testProcList.first # label DO
NextLine[pcemul];
ENDLOOP;
};
B: PROC [b: BOOL] RETURNS [rb: REF ANY] = {rb _ NEW[BOOL _ b]};
WaitSync: SimpleProc ~ {
Flag: ATOM _ NARROW[params.first];
Cond: BOOL ;
IF Atom.GetProp[$Sync,Flag]=NIL THEN Cond _ FALSE
ELSE Cond _ NARROW[Atom.GetProp[$Sync,Flag],REF BOOL]^;
IF Cond THEN NextLine[pcemul];
};
SetFlag: SimpleProc ~ {
Flag: ATOM _ NARROW[params.first];
Atom.PutProp[$Sync,Flag, B[TRUE]];
NextLine[pcemul];
};
ClearFlag: SimpleProc ~ {
Flag: ATOM _ NARROW[params.first];
Atom.PutProp[$Sync,Flag, B[FALSE]];
NextLine[pcemul];
};
Wait: SimpleProc ~ {
countcycle: CARD _ NARROW[params.first, REF CARD]^;
IF pcemul.countcycle < countcycle THEN pcemul.countcycle _ pcemul.countcycle + 1
ELSE NextLine[pcemul];
};
Init: SimpleProc~ {
pcemul.dataout[nDReset] _ L;
pcemul.dataout[nDFreeze] _ H;
pcemul.dataout[DExecute] _ L;
pcemul.dataout[DSerialIn] _ L;
pcemul.dataout[DAddress] _ L;
pcemul.dataout[DShiftCk] _ L;
pcemul.nIORPC _ H;
Ports.CToLS[dRegister,pcemul.address];
SELECT pcemul.countcycle FROM
0 => {
pcemul.nIOWPC _ L;
pcemul.countcycle_ pcemul.countcycle+1}
ENDCASE => {
pcemul.nIOWPC _ H;
NextLine[pcemul]}
};
Reset: SimpleProc~ {
IF pcemul.nIOWPC=H
THEN {
pcemul.nIOWPC_ L;
SELECT pcemul.countcycle FROM
0 => {
pcemul.dataout[nDReset] _ L;
pcemul.dataout[DShiftCk] _ H;
pcemul.countcycle_ pcemul.countcycle+1};
IN [1..6] => {
pcemul.dataout[DShiftCk] _ L;
pcemul.countcycle_ pcemul.countcycle+1};
7=> {
pcemul.dataout[nDReset] _ H;
pcemul.countcycle_ pcemul.countcycle+1};
ENDCASE => {
pcemul.dataout[DShiftCk] _ L;
NextLine[pcemul]};
}
ELSE pcemul.nIOWPC_ H;
};
ResetOn: SimpleProc~ {
IF pcemul.nIOWPC=H
THEN {
pcemul.nIOWPC_ L;
SELECT pcemul.countcycle FROM
0 => {
pcemul.dataout[nDReset] _ L;
pcemul.dataout[DShiftCk] _ H;
pcemul.countcycle_ pcemul.countcycle+1};
1 => {
pcemul.dataout[DShiftCk] _ L;
pcemul.countcycle_ pcemul.countcycle+1};
ENDCASE => {
pcemul.dataout[DShiftCk] _ L;
NextLine[pcemul]};
}
ELSE pcemul.nIOWPC_ H;
};
ResetOff: SimpleProc~ {
IF pcemul.nIOWPC=H
THEN {
pcemul.nIOWPC_ L;
SELECT pcemul.countcycle FROM
0 => {
pcemul.dataout[nDReset] _ H;
pcemul.dataout[DShiftCk] _ H;
pcemul.countcycle_ pcemul.countcycle+1};
1 => {
pcemul.dataout[DShiftCk] _ L;
pcemul.countcycle_ pcemul.countcycle+1};
ENDCASE => {
pcemul.dataout[DShiftCk] _ L;
NextLine[pcemul]};
}
ELSE pcemul.nIOWPC_ H;
};
SendDBusAddress: SimpleProc ~ {
adrs: CARDINAL _ NARROW[params.first, REF CARDINAL]^;
adrsbits: WordAsBits _ LOOPHOLE[adrs];
IF pcemul.nIOWPC=H
THEN {
pcemul.nIOWPC_ L;
SELECT pcemul.countcycle FROM
IN [0..32) => {
pcemul.dataout[DAddress] _ H;
IF (pcemul.countcycle MOD 2)=0
THEN {
pcemul.dataout[DShiftCk] _ L;
pcemul.dataout[DSerialIn] _ IF adrsbits[pcemul.countcycle/2] THEN H ELSE L}
ELSE pcemul.dataout[DShiftCk] _ H;
pcemul.countcycle_ pcemul.countcycle+1;
};
ENDCASE => {
pcemul.countcycle_ pcemul.countcycle+1;
pcemul.dataout[DAddress] _ L;
pcemul.dataout[DShiftCk] _ L};
}
ELSE IF pcemul.countcycle < 33 THEN pcemul.nIOWPC_ H
ELSE { pcemul.nIOWPC_ H;
NextLine[pcemul]};
};
SendDBusData: SimpleProc ~ {
nb: CARDINAL _ NARROW[params.rest.first, REF CARDINAL]^; --number of bits to send
data: CARD _ NARROW[params.first, REF CARD]^;
databits: DWAsBits_ LOOPHOLE[Basics.SwapHalves[LOOPHOLE[data]]];
IF pcemul.nIOWPC=H
THEN {
pcemul.nIOWPC_ L;
IF pcemul.countcycle < 2*nb
THEN {
IF (pcemul.countcycle MOD 2)=0
THEN {
pcemul.dataout[DShiftCk] _ L;
pcemul.dataout[DSerialIn] _ IF databits[32-nb+pcemul.countcycle/2] THEN H ELSE L}
ELSE pcemul.dataout[DShiftCk] _ H;
pcemul.countcycle_ pcemul.countcycle+1}
ELSE {
pcemul.countcycle_ pcemul.countcycle+1;
pcemul.dataout[DShiftCk] _ L;
};
}
ELSE IF pcemul.countcycle < 2*nb+1 THEN pcemul.nIOWPC_ H
ELSE { pcemul.nIOWPC_ H;
NextLine[pcemul]};
};
ReadDBusAndCheck: SimpleProc ~ {
nb: CARDINAL _ NARROW[params.rest.first, REF CARDINAL]^; --number of bits to read
value: CARD _ NARROW[params.first, REF CARD]^;
valuebits: DWAsBits_ LOOPHOLE[Basics.SwapHalves[LOOPHOLE[value]]];
IF pcemul.nIOWPC=H AND pcemul.nIORPC=H
THEN {
pcemul.nIOWPC_ L;
pcemul.nIORPC _ H;
IF pcemul.countcycle < 2*nb
THEN {
IF (pcemul.countcycle MOD 2)=0
THEN pcemul.dataout[DShiftCk] _ L
ELSE pcemul.dataout[DShiftCk] _ H;
pcemul.countcycle_ pcemul.countcycle+1}
ELSE {
pcemul.countcycle_ pcemul.countcycle+1;
pcemul.dataout[DShiftCk] _ L;
};
}
ELSE {
IF pcemul.countcycle < 2*nb+1
THEN {
pcemul.nIOWPC_ H;
IF (pcemul.countcycle MOD 2)=1 THEN
IF pcemul.nIORPC=H
THEN pcemul.nIORPC _ L
ELSE {
IF pcemul.datain[DSerialOut] ~= (IF valuebits[32-nb+pcemul.countcycle/2] THEN H ELSE L) THEN SIGNAL Mismatch["Error compare data"];
pcemul.nIORPC _ H};
}
ELSE { pcemul.nIOWPC_ H;
pcemul.nIORPC _ H;
NextLine[pcemul];}
};
};
A: PROC [c: CARD] RETURNS [rc: REF ANY] = {rc _ NEW[CARD _ c]};
Q: PROC [c: QWord] RETURNS [rc: REF ANY] = {rc _ NEW[QWord _ c]};
Emul: PUBLIC PROC [pcemul: PCConex.PCEmulState] RETURNS [] ~ {
IF pcemul.testProcList = NIL THEN {
pcemul.testProcList _ NARROW[Atom.GetProp[$PCEmul, $PKList]];
};
DO
AtomDidSomething: PROC [atom: ATOM, params: LIST OF REF ANY] RETURNS [BOOL] =
{
v: REF ANY = Atom.GetProp[$PCEmul, atom];
IF v # NIL THEN {
spr: REF SimpleProc = NARROW[v];
spr^[pcemul, params];
RETURN[TRUE];
}
ELSE {
NextLine[pcemul];
RETURN[FALSE];
};
};
WITH pcemul.testProcList.first SELECT FROM
atom: ATOM => IF AtomDidSomething[atom, NIL] THEN EXIT;
list: LIST OF REF ANY => {
WITH list.first SELECT FROM
atom: ATOM => IF AtomDidSomething[atom, list.rest] THEN EXIT;
ENDCASE => ERROR;
};
ENDCASE => ERROR;
ENDLOOP;
};
Atom.PutProp[$PCEmul, $Wait, NEW[SimpleProc _ Wait]];
Atom.PutProp[$PCEmul, $Jump, NEW[SimpleProc _ Jump]];
Atom.PutProp[$PCEmul, $Init, NEW[SimpleProc _ Init]];
Atom.PutProp[$PCEmul, $Reset, NEW[SimpleProc _ Reset]];
Atom.PutProp[$PCEmul, $ResetOn, NEW[SimpleProc _ ResetOn]];
Atom.PutProp[$PCEmul, $ResetOff, NEW[SimpleProc _ ResetOff]];
Atom.PutProp[$PCEmul, $StopSimul, NEW[SimpleProc _ StopSimul]];
Atom.PutProp[$PCEmul, $WaitSync, NEW[SimpleProc _ WaitSync]];
Atom.PutProp[$PCEmul, $SetFlag, NEW[SimpleProc _ SetFlag]];
Atom.PutProp[$PCEmul, $ClearFlag, NEW[SimpleProc _ ClearFlag]];
Atom.PutProp[$PCEmul, $SendDBusAddress, NEW[SimpleProc _ SendDBusAddress]];
Atom.PutProp[$PCEmul, $SendDBusData, NEW[SimpleProc _ SendDBusData]];
Atom.PutProp[$PCEmul, $ReadDBusAndCheck, NEW[SimpleProc _ ReadDBusAndCheck]];
END.
��H��PCEmulImpl.mesa
Copyright Ó 1987 by Xerox Corporation. All rights reserved.
Created by Jean Gastinel, May 27, 1988 11:29:31 am PDT
Service Types
HARDWARE DEFINITIONS
Definition of the DbugBus register
Address of the DbugBus Register on the PC Bus
Service Procs
DynaBus Synchronisation
Jump to cycle line number : lnb
Interprocess Synchronisation
This proc is use for synchronisation. It tests the value of a parameter atom $Flag
This proc is use for synchronisation. It Set the value of a parameter atom $Flag
to TRUE
This proc is use for synchronisation. It Clears the value of a parameter atom $Flag
to FALSE
This proc count "countcycle" cycle before going to the next instruction
This proc inits the DbugBus register with Reset active
This proc activates Reset for 10 cycles
This proc put Reset On
This proc put Reset Off
This proc send an address to the DBugBus
This proc send an address to the DBugBus
This proc read a data from the DbugBus and compare with a value
Simulation Procs
Interpretation Motor
Atom.PutProp[$PCEmul, $PKList, LIST[
$Nop,
LIST[$Jump, $Nop]
]];
Ê <��˜�šœ™Icode™<K™6K™�—K™�šÏk ˜ Kšœ+˜+K˜�—KšÐbl
œœ˜K˜�Kšœ˜Kšœ˜K˜�Kšœ˜K˜�KšÏb
™
K™�Kšœ
œ œœ˜(Kšœ œ œœ˜'Kš œœœ
œœ˜%Kš œ œœœ œœ˜0Kš œ
œœœ œœ˜.Kšœ œœ&œœœœœœ˜`K˜�K˜�KšŸ™K™�Kšœ"™"Kšœ œœ˜Kš˜Kšœ œœ˜Kšœ
œœ˜Kšœ
œœ˜Kšœ œœ˜Kšœ
œœ˜Kšœ
œœ˜K˜�K™-Kšœ œ˜K˜�K˜�K˜�KšŸ
™
K™�K™�K™K™�K˜�šŸ œ˜Kšœ ˜$Kšœ˜K˜K˜�—šÏnœ˜Kšœ/˜/Kšœ˜K˜—K˜�š œ˜K™ Kšœœœ˜#Kšœœ!˜=šœ#˜*Kšœ˜Kšœ˜—K˜K˜�—Kš œœœœœœ
œœ˜?K™�K™ K™�š œ˜KšœR™RKšœœœ˜"Kšœœ˜ Kšœœœœœœœœ˜iKšœœ˜ K˜—š œ˜KšœX™XKšœœœ˜"Kšœœ˜"Kšœ˜K˜—š œ˜Kšœ\™\Kšœœœ˜"Kšœœ˜#Kšœ˜K˜—˜�K˜�—š œ˜KšœG™GKš œ œœœœ˜3šœ œ*˜PKšœ˜—K˜K˜�—š œ˜K™6Kšœ ˜ Kšœ ˜ Kšœ ˜ Kšœ ˜ Kšœ ˜ Kšœ ˜ Kšœ˜Kšœ&˜&šœ˜ šœ˜Kšœ˜Kšœ'˜'—šœ˜ Kšœ˜Kšœ˜——K˜K˜�—š œ˜K™'šœ˜š˜Kšœ˜šœ˜ šœ˜Kšœ ˜ Kšœ ˜ Kšœ(˜(—šœ ˜Kšœ ˜ Kšœ(˜(—šœ˜Kšœ ˜ Kšœ(˜(—šœ˜ Kšœ ˜ šœ˜K˜————Kšœ˜—K˜K˜�—šÐbnŸœ˜K™šœ˜š˜Kšœ˜šœ˜ šœ˜Kšœ ˜ Kšœ ˜ Kšœ(˜(—šœ˜Kšœ ˜ Kšœ(˜(—šœ˜ Kšœ ˜ šœ˜K˜————Kšœ˜—K˜K˜�—š¡Ÿœ˜K™šœ˜š˜Kšœ˜šœ˜ šœ˜Kšœ ˜ Kšœ ˜ Kšœ(˜(—šœ˜Kšœ ˜ Kšœ(˜(—šœ˜ Kšœ ˜ šœ˜K˜————Kšœ˜—K˜—K˜�K˜�šŸœ˜ K™(Kš œœœœœ˜5Kšœœ˜&šœ˜Kš˜Kšœ˜šœ˜ šœ
˜Kšœ ˜ šœœ˜ šœ˜Kšœ ˜ Kšœ œ œœ˜K—Kšœ ˜#—Kšœ'˜'K˜—šœ˜ Kšœ'˜'Kšœ ˜ Kšœ ˜ K˜——šœœœ˜4Kšœ˜Kšœ˜——K˜—K˜�š¡ œ˜ K™(Kš
œœœœœÏc˜QKš œœœœœ˜.Kšœœœ ˜Ašœ˜šœ˜šœ˜šœ˜ š˜šœœ˜ šœ˜Kšœ ˜ Kšœ œ%œœ˜Q—Kšœ ˜"—Kšœ'˜'—šœ˜Kšœ'˜'Kšœ ˜ Kšœ˜———K˜—šœœ œ˜8Kšœ˜Kšœ˜—K˜�—K˜K˜�—šŸœ˜ K™?Kš
œœœœœ¢˜QKš œœœœœ˜.Kšœœœ
˜Bšœœ˜&šœ˜Kšœ˜šœ˜šœ˜ š˜šœœ˜ Kšœ ˜!Kšœ ˜"—Kšœ'˜'—šœ˜Kšœ'˜'Kšœ ˜ Kšœ˜———K˜—šœ˜šœ˜ šœ˜Kšœ˜šœœœ˜$šœ˜Kšœ˜šœ˜Kš œ œ&œœœœ ˜ƒKšœ˜——K˜———šœ˜Kšœ˜Kšœ˜——K˜—K˜—K˜�K˜�Kš œœœœœœ
œœ˜?Kš Ÿœœ œœœ
œ
˜AIhead™L™šžœœœ œ˜>šœœœ˜#Kšœœ!˜=Kšœ˜K˜�—Kš˜˜�š œœœ
œœœœœœ˜MKšœ˜Kšœœœ ˜)šœœœ˜Kšœœœ˜ Kšœ˜Kšœœ˜
K˜—šœ˜Kšœ˜Kšœœ˜Kšœ˜—Kšœ˜K˜�—šœœ˜*Kš œœœœœœ˜7š œœœœœ˜šœ œ˜Kš œœœ#œœ˜=Kšœœ˜—K˜—Kšœœ˜—Kšœ˜—K˜K˜�Kšœ œ˜5Kšœ œ˜5Kšœ œ˜5Kšœ œ˜7Kšœ œ˜;Kšœ!œ˜=Kšœ"œ˜?K˜�Kšœ!œ˜=Kšœ œ˜;Kšœ"œ˜?K˜�Kšœ(œ ˜KKšœ%œ ˜EKšœ)œ!˜MK˜�šœ œ™$K™Kšœ
™Kšœ™—K˜�K˜�—K˜�Kšœ˜˜�K˜�Icomment™�M™�K˜�K™�K˜�K˜�K˜�˜�˜�K˜�———K™�—�…—���� š��- ��