1
A Programmable Logic Architecture
February 1, 1989
Basic Interconnect
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Minor Array
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Programming Primitives
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Basic Logic Functions
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Example Function
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Another Example Function
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Function with Inversion and Delay
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Sample Chip Interior Tiling
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Connection Tiles
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Logical Net Example
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
OR gate implementation
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Minor Array with Pins
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Pin Connection Tiles
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
RAM and ROM Tiles
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Clock 1 Tile
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Multiplexor Tiles
[ Nectarine figure; type 'Artwork on' to a CommandTool ]
Tile Library
[ Nectarine figure; type 'Artwork on' to a CommandTool ]