DIRECTORY Boole, BooleCore, CD, CoreCreate, CoreOps, CoreProperties, Dragon, EUInner, EUUtils, PWCore, PWRoute, Sisyph;

EUControlImpl: CEDAR PROGRAM
IMPORTS Boole, BooleCore, CoreCreate, CoreOps, CoreProperties, EUUtils, PWCore, Sisyph
EXPORTS EUInner = 
BEGIN OPEN Boole, BooleCore, CoreCreate, EUInner;

CreateControl: PUBLIC PROC [cx: Sisyph.Context] RETURNS [ct: CellType] ~ {
ct _ EUUtils.Fetch["Control"];
IF ct=NIL THEN {
ct _ Sisyph.ES["Control.sch", cx];
EUUtils.Store["Control", ct];
};
};
CreateRamControl: PUBLIC PROC [] RETURNS [ct: CellType] ~ {
ct _ EUUtils.Fetch["RamControl"];
IF ct=NIL THEN {
ct _ CreateRamControlFromEquations[];
EUUtils.Store["RamControl", ct];
};
};
CreateSCControl: PUBLIC PROC [cx: Sisyph.Context] RETURNS [ct: CellType] ~ {
ct _ EUUtils.Fetch["SCControl"];
IF ct=NIL THEN {
ct _ Sisyph.ES["SCControl.sch", cx];
EUUtils.Store["SCControl", ct];
};
};
CreateDPControl: PUBLIC PROC [] RETURNS [ct: CellType] ~ {
ct _ EUUtils.Fetch["DPControl"];
IF ct=NIL THEN {
ct _ CreateDPControlFromEquations[];
EUUtils.Store["DPControl", ct];
};
};

GenRegSelWire: PROC [reg: EUUtils.PipeRange] RETURNS [Wire] ~ {
RETURN [Seq[EUUtils.sources[reg].nameSel, EUUtils.sources[reg].sizeSel+2]];	
--sources+read+write
};

ExprProc: TYPE ~ PROC [i: NAT _ 0] RETURNS [Expression];

AppendInput: PROC [public: Wire, wr: WR, inputD: Inputs] RETURNS [ins: Inputs]~ {
AppendOneInput: CoreOps.EachWireProc ~ {
IF wire.size#0 THEN RETURN;
ins _ CONS[[input: wire, driver: inv], ins]};
inv: CellType _ BooleCore.GetCellLibraryCell["InputDriver"];
ins _ inputD;
[] _ CoreOps.VisitWire[FindWire[public, wr], AppendOneInput];
};

AppendOutput: PROC [wire: WR, expr: Expression, clock: ROPE _ NIL, outputDrivers: Outputs] RETURNS [Outputs] ~ {
out: CellType _ BooleCore.GetCellLibraryCell[IF clock=NIL THEN "OutputDriver" ELSE "ClockedOutputDriver"];
RETURN [CONS[
[driver: out, 
pas: IF clock=NIL THEN LIST[["VRef", "VRef"]] 
ELSE LIST[["Clock", clock], ["VRef", "VRef"]], 
output: wire, expr: expr], 
outputDrivers]];
};

-- To be generated by Alps (Ave, Serlet, programatori te salutant!)
CreateRamControlFromEquations: PROC RETURNS [cellType: CellType] = {
BEGIN
inputDrivers: Inputs _ NIL;
outputDrivers: Outputs _ NIL;
expr: Expression _ NIL;
selA: Wire _ Seq["selA", EUUtils.nRows];	-- outputs of the y-decoder
selB: Wire _ Seq["selB", EUUtils.nRows];
selC: Wire _ Seq["selC", EUUtils.nRows];
selALow: Wire _ Seq["selALow", 4];		-- outputs of the x-decoder
selBLow: Wire _ Seq["selBLow", 4];
selCLow: Wire _ Seq["selCLow", 4];
selRam: Wire _ WireList[wrs: LIST[selA, selB, selC, selALow, selBLow, selCLow], name: "selRam"];
public: Wire _ WireList[LIST[
"Vdd", "Gnd", "VRef", "phA", 
selRam,
Seq["ramAdr", 24], 
"reject", "hold", "read", "write", 
Seq["dStateAd", 4], "enWrtIFUPhA", "enWrtIFUPhB", 
GenRegSelWire[EUUtils.fieldRow]]]; 	-- selFieldSrc[0..2)
dStateAd: Wire _ FindWire[public, "dStateAd"];
ramAdr: Wire _ FindWire[public, "ramAdr"];
aHi: Wire _ Range[ramAdr,  0, 6];
aLow: Wire _ Range[ramAdr,  6, 2];
bHi: Wire _ Range[ramAdr,  8, 6];
bLow: Wire _ Range[ramAdr, 14, 2];
cHi: Wire _ Range[ramAdr, 16, 6];
cLow: Wire _ Range[ramAdr, 22, 2];
cAdr: Wire _ Range[ramAdr, 16, 8];
read: Variable _ FindWire[public, "read"];
write: Variable _ FindWire[public, "write"];
reject: Variable _ FindWire[public, "reject"];
nReject: Expression _ Not[reject];
hold: Variable _ FindWire[public, "hold"];
nHold: Expression _ Not[hold];

AppendRamDriver: PROC [output: WR, expr: Expression] ~ {
outputDrivers _ AppendOutput[output , expr, "phA", outputDrivers];
};
IF aLow.size#2 OR bLow.size#2 OR cLow.size#2 THEN ERROR;
IF aHi.size#6 OR bHi.size#6 OR cHi.size#6 THEN ERROR;
inputDrivers _ AppendInput[public, "reject", inputDrivers];	-- 1
inputDrivers _ AppendInput[public, "hold", inputDrivers];	-- 1
inputDrivers _ AppendInput[public, "read", inputDrivers];	-- 1
inputDrivers _ AppendInput[public, "write", inputDrivers];	-- 1
inputDrivers _ AppendInput[public, "dStateAd", inputDrivers];	-- 4
inputDrivers _ AppendInput[public, ramAdr, inputDrivers];	-- 24

outputDrivers _ AppendOutput["enWrtIFUPhA", EqualInt[cAdr, EUUtils.IFUAdr], NIL, outputDrivers];
outputDrivers _ AppendOutput["enWrtIFUPhB", false, NIL, outputDrivers];
FOR i: INT IN [0..EUUtils.nRows) DO
AppendRamDriver[selA[i], EqualInt[aHi, i]];
AppendRamDriver[selB[i], EqualInt[bHi, i]];
expr _ IF i=EUUtils.marAdr/4 THEN Or[reject, EqualInt[cHi, i]] 
ELSE And[nReject, EqualInt[cHi, i]];
AppendRamDriver[selC[i], expr];
ENDLOOP;
FOR i: INT IN [0..4) DO
AppendRamDriver[selALow[i], EqualInt[aLow, i]];
AppendRamDriver[selBLow[i], EqualInt[bLow, i]];
expr _ IF i=EUUtils.marAdr MOD 4 THEN Or[reject, EqualInt[cLow, i]] 
ELSE And[nReject, EqualInt[cLow, i]];
AppendRamDriver[selCLow[i], expr];
ENDLOOP;
outputDrivers _ AppendOutput["selFieldSrc[0]", 
And[nReject, nHold, EqualInt[cAdr, EUUtils.fieldAdr]], "phA", outputDrivers];
outputDrivers _ AppendOutput["selFieldSrc[1]", 
And[write, EqualInt[dStateAd, EUUtils.fieldRow]], NIL, outputDrivers];
outputDrivers _ AppendOutput["selFieldSrc[2]", 
And[read, EqualInt[dStateAd, EUUtils.fieldRow]], NIL, outputDrivers];
cellType _ AlpsCell[
name: "RamControl",
public: public,
inputs: inputDrivers,
outputs: outputDrivers,
props: CoreProperties.Props[[$ContactPolyMetal2, NEW[INT _ 20]]]
];
END;
};

CreateDPControlFromEquations: PROC RETURNS [cellType: CellType] = {
BEGIN
MakeRegSelExpr: PROC [reg: EUUtils.PipeRange, exprProc: ExprProc, clock: ROPE _ NIL] ~ {
size: NAT _ EUUtils.sources[reg].sizeSel;
FOR i: INT IN [0..size) DO
outputDrivers _ AppendOutput[
wire: Index[EUUtils.sources[reg].nameSel, i], 
expr: exprProc[i],
clock: clock,
outputDrivers: outputDrivers];
ENDLOOP;
outputDrivers _ AppendOutput[
wire: Index[EUUtils.sources[reg].nameSel, size], 
expr: And[write, EqualInt[dStateAd, reg]],
clock: NIL,
outputDrivers: outputDrivers];
outputDrivers _ AppendOutput[
wire: Index[EUUtils.sources[reg].nameSel, size+1], 
expr: And[read, EqualInt[dStateAd, reg]],
clock: NIL,
outputDrivers: outputDrivers];
};
MakeTristateSelExpr: PROC [reg: EUUtils.PipeRange, exprProc: ExprProc, clock, enWClock: ROPE _ NIL] ~ {
size: NAT _ EUUtils.sources[reg].sizeSel;
FOR i: INT IN [0..size) DO
outputDrivers _ AppendOutput[
wire: Index[EUUtils.sources[reg].nameSel, i], 
expr: exprProc[i],
clock: clock,
outputDrivers: outputDrivers];
ENDLOOP;
outputDrivers _ AppendOutput[
wire: Index[EUUtils.sources[reg].nameSel, size], 	-- read cBus during debugging
expr: exprProc[size],
clock: clock,
outputDrivers: outputDrivers];
outputDrivers _ AppendOutput[
wire: Index[EUUtils.sources[reg].nameSel, size+1],	-- enable write on cBus
expr: exprProc[size+1],
clock: enWClock,
outputDrivers: outputDrivers];
};
MakeSelExpr: PROC [reg: EUUtils.PipeRange, exprProc: ExprProc, clock, enWClock: ROPE _ NIL] ~ {
IF EUUtils.sources[reg].tristate THEN MakeTristateSelExpr[reg, exprProc, clock, enWClock] 
ELSE MakeRegSelExpr[reg, exprProc, clock];
};
inputDrivers: Inputs _ NIL;
outputDrivers: Outputs _ NIL;
public: Wire _ Union[
WireList[LIST["Vdd", "Gnd", "phA", "phB", "nPhB", Seq["selCarry", 5], "enWrtPBusPhA", "enWrtPBusPhB", Seq["ctrl8", 8], "writePBus", "res3BisP", "reject", Seq["aluOp", 4], "hold", "read", "write", Seq["dStateAd", 4], "VRef", Seq["op", 5] ]],
Wires[GenRegSelWire[EUUtils.leftRow],
GenRegSelWire[EUUtils.rightRow],
GenRegSelWire[EUUtils.st2ARow],
GenRegSelWire[EUUtils.st2BRow],
GenRegSelWire[EUUtils.st3ARow],
GenRegSelWire[EUUtils.kRegRow],
GenRegSelWire[EUUtils.r2BRow],
GenRegSelWire[EUUtils.r3ARow],
GenRegSelWire[EUUtils.r3BRow],
GenRegSelWire[EUUtils.dataInRow]],
Wires[Seq["shift", 6], Seq["sh", 33]]];
ctrl8: Wire _ FindWire[public, "ctrl8"];
leftSrc: Wire _ Range[ctrl8, 1, 2];
rightSrc: Wire _ Range[ctrl8, 3, 3];
st2ASrc: Wire _ Range[ctrl8, 6, 2];
shift: Wire _ FindWire[public, "shift"];
aluOp: Wire _ FindWire[public, "aluOp"];
dStateAd: Wire _ FindWire[public, "dStateAd"];
reject: Variable _ FindWire[public, "reject"];	-- latched on PhB in the pad
nReject: Expression _ Not[reject];
read: Variable _ FindWire[public, "read"];
write: Variable _ FindWire[public, "write"];
hold: Variable _ FindWire[public, "hold"];
nHold: Expression _ Not[hold];
fetch: Variable _ FindWire[public, "res3BisP"];
store: Variable _ FindWire[public, "writePBus"];
st3AisC: Variable _ FindWire[public, ctrl8[0]];
LeftExpr: ExprProc = {RETURN[And[nReject, nHold, EqualInt[leftSrc, i]]]};
RightExpr: ExprProc = {RETURN[And[nReject, nHold, EqualInt[rightSrc, i]]]};
St2AExpr: ExprProc = {RETURN[And[nReject, nHold, EqualInt[st2ASrc, i]]]};
R3AExpr: ExprProc = {RETURN[And[nReject, nHold]]};
St3AExpr: ExprProc = {RETURN[
SELECT i FROM
0 => And[nReject, nHold, Not[st3AisC]],
1 => And[nReject, nHold, st3AisC],
ENDCASE => ERROR]};

KRegExpr: ExprProc = {RETURN[nHold]};
R2BExpr: ExprProc = {RETURN[
SELECT i FROM
0 => And[nHold, Nor[OpIs[FOP], OpIs[BndChk]]],		-- aluOut	
1 => And[nHold, OpIs[FOP]],			-- fuOut
2 => And[nHold, OpIs[BndChk]],			-- left
ENDCASE => ERROR]};
St2BExpr: ExprProc = {RETURN[nHold]};
R3BExpr: ExprProc = {RETURN[
SELECT i FROM
0 => nHold,					-- input	
1 => And[write, EqualInt[dStateAd, EUUtils.r3BRow]],	-- read cBus
2 => Or[And[nHold, Nand[fetch, nReject]], And[read, EqualInt[dStateAd, EUUtils.r3BRow]]],	-- enable Write
ENDCASE => ERROR]};
DataInExpr: ExprProc = {RETURN[
SELECT i FROM
0 => nHold,					-- input	
1 => And[write, EqualInt[dStateAd, EUUtils.dataInRow]],	-- read cBus
2 => Or[And[nHold, fetch, nReject], And[read, EqualInt[dStateAd, EUUtils.dataInRow]]],			-- enable Write
ENDCASE => ERROR]};
ShExpr: ExprProc = {RETURN[EqualInt[shift, i]]};  -- sh[i] _ (shift=i)
CINisCABExpr: ExprProc = {RETURN[Or[OpIs[SAdd], OpIs[SSub], OpIs[UAdd], OpIs[USub]]]};
InvertCINExpr: ExprProc = {RETURN[Or[OpIs[VSub], OpIs[LSub], OpIs[BndChk], OpIs[SSub], OpIs[USub]]]};
CBAisZeroExpr: ExprProc = {RETURN[Or[OpIs[SAdd], OpIs[SSub], OpIs[LAdd], OpIs[LSub]]]};
CBAisCoutExpr: ExprProc = {RETURN[Or[OpIs[UAdd], OpIs[USub]]]};
InvertCoutExpr: ExprProc = {RETURN[Or[OpIs[VSub], OpIs[LSub], OpIs[BndChk], OpIs[SSub], OpIs[USub]]]};
OpExpr: ExprProc = {
RETURN[SELECT i FROM	-- add	sub	xor	or	and
0 => Not[InSet[sub]],	--  1	0	1	1	1
1 => InSet[sub, and],	--  0	1	0	0	1
2 => InSet[add, xor],	--  1	0	1	0	0
3 => Not[InSet[add]],	--  0	1	1	1	1
4 => Not[InSet[sub]],	--  1	0	1	1	1
ENDCASE => ERROR];
};
OpType: TYPE = {add, sub, xor, or, and, none};
OpIs: PROC [op: Dragon.ALUOps] RETURNS [expr: Expression] ~ {
expr _ EqualInt[aluOp, Dragon.ALUOps[op].ORD];
};
InSet: PROC [t1, t2: OpType _ none] RETURNS [expr: Expression] ~ {
AddMatchType: PROC [op: OpType] RETURNS [expr: Expression]~ {
expr _ SELECT op FROM
add => Or[OpIs[VAdd2], OpIs[SAdd], OpIs[LAdd], OpIs[VAdd], OpIs[UAdd]],
sub => Or[OpIs[BndChk], OpIs[SSub], OpIs[LSub], OpIs[VSub], OpIs[USub]],
xor => OpIs[Xor], 
or => Or[OpIs[Or], OpIs[FOP]],
and => OpIs[And], 
ENDCASE => ERROR;
};
expr _ AddMatchType[t1];
IF t2#none THEN expr _ Or[expr, AddMatchType[t2]];
};

WrPBusPhAExpr: ExprProc = {RETURN[And[nReject, nHold]]};
WrPBusPhBExpr: ExprProc = {RETURN[And[store, nHold]]};
inputDrivers _ AppendInput[public, "reject", inputDrivers];		-- 1
inputDrivers _ AppendInput[public, "hold", inputDrivers];		-- 1 
inputDrivers _ AppendInput[public, "write", inputDrivers];		-- 1
inputDrivers _ AppendInput[public, "read", inputDrivers];		-- 1
inputDrivers _ AppendInput[public, "res3BisP", inputDrivers];		-- 1
inputDrivers _ AppendInput[public, "writePBus", inputDrivers];	-- 1
inputDrivers _ AppendInput[public, "aluOp", inputDrivers];		-- 4
inputDrivers _ AppendInput[public, "dStateAd", inputDrivers];		-- 4
inputDrivers _ AppendInput[public, "ctrl8", inputDrivers];		-- 8
inputDrivers _ AppendInput[public, "shift", inputDrivers];		-- 6

outputDrivers _ AppendOutput["enWrtPBusPhA", WrPBusPhAExpr[], , outputDrivers];
outputDrivers _ AppendOutput["enWrtPBusPhB", WrPBusPhBExpr[], , outputDrivers];
MakeSelExpr[EUUtils.dataInRow, DataInExpr, "phB", "nPhB"];
MakeSelExpr[EUUtils.r3BRow, R3BExpr, "phB", "nPhB"];
MakeSelExpr[EUUtils.r3ARow, R3AExpr, "phA"];
MakeSelExpr[EUUtils.st3ARow, St3AExpr, "phA"];
MakeSelExpr[EUUtils.st2BRow, St2BExpr, "phB"];
FOR i: NAT DECREASING IN [0..33) DO
outputDrivers _ AppendOutput[Index["sh", i], ShExpr[i], NIL, outputDrivers];
ENDLOOP;
MakeSelExpr[EUUtils.r2BRow, R2BExpr, "phB"];
FOR i: NAT IN [0..5) DO
outputDrivers _ AppendOutput[Index["op", i], OpExpr[i], NIL, outputDrivers];
ENDLOOP;
MakeSelExpr[EUUtils.st2ARow, St2AExpr, "phA"];
MakeSelExpr[EUUtils.leftRow, LeftExpr, "phA"];
MakeSelExpr[EUUtils.rightRow, RightExpr, "phA"];
MakeSelExpr[EUUtils.kRegRow, KRegExpr, "phB"];
outputDrivers _ AppendOutput[Index["selCarry", 0], CBAisZeroExpr[],, outputDrivers];
outputDrivers _ AppendOutput[Index["selCarry", 1], CBAisCoutExpr[],, outputDrivers];
outputDrivers _ AppendOutput[Index["selCarry", 2], InvertCoutExpr[],, outputDrivers];
outputDrivers _ AppendOutput[Index["selCarry", 3], CINisCABExpr[],, outputDrivers];
outputDrivers _ AppendOutput[Index["selCarry", 4], InvertCINExpr[],, outputDrivers];

cellType _ PWCore.RotateCellType[
AlpsCell[name: "UpsideDownDPControl", 
public: public, inputs: inputDrivers, outputs: outputDrivers, 
props: CoreProperties.Props[[$ContactPolyMetal2, NEW[INT _ 20]]]],
$FlipY];
[] _ CoreOps.SetCellTypeName[cellType, "DPControl"];
END;
};

END.


²EUControlImpl.mesa
Copyright c 1985, 1986 by Xerox Corporation.  All rights reserved.
Created by: Louis Monier September 26, 1986 7:19:00 pm PDT
Last Edited by: Louis Monier April 7, 1987 7:01:53 pm PST
Bertrand Serlet April 20, 1987 2:31:23 am PDT
-- The whole control: three pieces assembled with two channels
-- Ram decoder plus a few odds and ends
-- Standard cell block: carry, cc and DBus
-- Control for datapath
-- public

-- All the wires used as inputs (numbers)
-- Expressions (booleans)

-- Input inverters to the Alps blocks
-- Enable Write on the KBus (IFU side); by luck, same timing as ram
-- enWrtIFUPhA _ cAdr=IFUAdr
-- enWrtIFUPhB _ false (if no // debug, never used, so could be removed)

-- Output drivers, all of the same type: they follow PhA
-- selHi[i][a] _ aAdrH=i
-- selHi[i][b] _ bAdrH=i
-- selHi[i][c] _ (cAdrH=i).~reject	for i#marAdr/4
-- selHi[marAdr/4][c] _ (cAdrH=i)+reject
-- selLow[i][a] _ aAdrL=i
-- selLow[i][b] _ bAdrL=i
-- selLow[i][c] _ (cAdrL=i).~reject	for i#marAdr MOD 4
-- selHi[marAdr MOD 4][c] _ (cAdrL=i)+reject

-- Control for Field register; located here because it requires cAdr; also same timing as ram
-- selFieldSrc[0] _ (cAdr=fieldAdr).~reject.~hold.PhA
-- selFieldSrc[1] _ (dStateAd=field).write
-- selFieldSrc[2] _ (dStateAd=field).read

-- Creates the control for the bottom of the Datapath
-- 716*2737, 28 inputs, and 89 outputs
-- Control of input muxes for pipeline registers, and their DBus
-- All the wires used as inputs (numbers)
-- Expressions (booleans)

-- PhA latches
selLeftSrc[i] _ PhA . (leftSrc=i) . ~reject . ~hold
-- selRightSrc[i] _ PhA . (rightSrc=i) . ~reject . ~hold
-- selSt2ASrc[i] _ PhA . (st2ASrc=i) . ~reject . ~hold
-- selRes3ABSrc _ PhA . ~reject . ~hold
-- selSt3ABSrc[st2B] _ PhA . ~st3AisC . ~reject . ~hold
-- selSt3ABSrc[cBus] _ PhA . st3AisC . ~reject . ~hold
-- PhB latches
-- selKRegAdr _ PhB . ~hold
-- selRes2BASrc[aluOut] _ PhB . ~hold . (aluOp#FOP AND aluOp#BndChk)
-- selRes2BASrc[fuOut] _ PhB . ~hold . (aluOp=FOP)
-- selRes2BASrc[left] _ PhB . ~hold . (aluOp=BndChk)
-- selSt2BASrc _ PhB . ~hold
The bug in EU3: 2 => Or[And[nHold, Nor[fetch, nReject]], And[read, EqualInt[dStateAd, EUUtils.r3BRow]]],	-- enable Write
-- selRes3BASrc[0] _ PhB . ~hold
-- selRes3BASrc[1] _ PhB . write . (dStateAd=r3B)
-- selRes3BASrc[enW] _ nPhB . ( ~hold.(~fetch+reject) + read.(dStateAd=r3B) )
-- selDataInSrc[0] _ PhB . ~hold
-- selDataInSrc[enW] _ nPhB . ( ~hold.fetch.~reject + read.(dStateAd=dataIn) )

-- Field Unit

-- ALU
InvertCoutExpr: ExprProc = {RETURN[OpIs[USub]]};
-- enWrtPBusPhA _ ~reject AND ~hold
-- enWrtPBusPhB _ store AND ~hold  

-- Inputs from right to left (away from driver)
-- Input Drivers for the (few) signals coming straight from the pads
-- Input Drivers for the signals coming from the Data Path
-- Outputs from bottom to top
-- To pad frame
-- Bottom Registers
-- Field unit control
-- res2BA Register
-- ALU control
-- Top Registers
-- Carry 

-- Generate the block Alps
Κβ–

"cedar" style˜
codeš
œ™Kšœ
Οm
œ7™BK™:K™9K™-—K˜KšΟk	œžœY˜wK˜•StartOfExpansion[]šΟb
œžœ
ž˜KšžœO˜VKšžœ˜Kšžœ
žœ'˜1—K˜K™>šΟn
œžœ
žœžœ˜JKš
œ˜šžœžœ
žœ˜Kš
œ"˜"Kš
œ˜K˜—Kš
œ˜—K™'š œžœ
žœžœ˜;Kš
œ!˜!šžœžœ
žœ˜Kš
œ%˜%Kš
œ ˜ K˜—Kš
œ˜—K™*š œžœžœ˜LKš
œ ˜ šžœžœ
žœ˜Kš
œ$˜$Kš
œ˜K˜—K˜—K™š œžœžœ˜:Kš
œ ˜ šžœžœ
žœ˜Kš
œ$˜$Kš
œ˜K˜—K˜K˜—š 
œžœžœ˜?šžœF˜LKš
Οc˜—K˜K˜—Kš
 œžœžœžœžœ˜8K˜š œžœžœžœ˜Qš œ˜(Kšžœ
žœ
žœ
˜Kšœžœ
žœ#˜-—Kš
œ<˜<Kš
œ
˜
Kš
œ=˜=K˜—K˜š œžœžœžœžœžœ˜pKš	œ-žœžœ
žœžœ˜jšžœžœ
˜
š
œ˜š	œžœžœ
žœ
žœ˜.Kšžœ
žœ&˜/—Kš
œ˜—Kš
œ˜—K˜—K˜Kš
‘C˜Cš œžœ
žœ˜DKš
ž˜Kšœžœ
˜Kšœžœ
˜Kšœžœ
˜Kšœ)‘˜DKš
œ(˜(Kš
œ(˜(Kšœ$‘˜?Kš
œ"˜"Kš
œ"˜"Kšœžœ?˜`K™	šœžœ
˜Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ#˜#Kš
œ2˜2Kšœ$‘˜8—K™K™)Kš
œ.˜.š
œ*˜*Kš
œ!˜!Kš
œ"˜"Kš
œ!˜!Kš
œ"˜"Kš
œ!˜!Kš
œ"˜"Kš
œ"˜"—K™Kš
œ*˜*Kš
œ,˜,Kš
œ.˜.Kš
œ"˜"Kš
œ*˜*Kš
œ˜K˜š œžœ
žœ˜8Kš
œB˜BK˜—K™Kš
žœ
žœ
žœ
žœ
žœ
˜8Kš
žœžœžœžœ
žœ
˜5™%Kšœ<‘˜@Kšœ:‘˜>Kšœ:‘˜>Kšœ;‘˜?Kšœ>‘˜BKšœ:‘˜?—K˜™CšœLžœ˜`Kš
œ™—šœ3žœ˜GKš
œH™H——K™š
œ8™8šžœžœ
žœž˜#š
œ+˜+Kš
œ™—š
œ+˜+Kš
œ™—šœžœžœ˜?Kšžœ ˜$—š
œ˜Kš
œ1™1Kš
œ(™(—Kšžœ
˜—šžœžœ
žœž˜š
œ/˜/Kš
œ™—š
œ/˜/Kš
œ™—šœžœžœžœ˜DKšžœ!˜%—š
œ"˜"Kšœ1žœ
™6Kšœžœ™,—Kšžœ
˜——K™š
œ]™]š
œ/˜/Kš
œM˜MKš
œ5™5—š
œ/˜/Kšœ2žœ˜FKš
œ*™*—š
œ/˜/Kšœ1žœ˜EKš
œ)™)——K™š
œ˜Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ˜Kšœ1žœ
žœ˜@K˜—Kšžœ
˜Kš
œ˜—K˜K™5Kš
œ&™&š œžœ
žœ˜CKš
ž˜K™@š œžœ5žœžœ˜XKšœžœ ˜)šžœžœ
žœž˜š
œ˜Kš
œ.˜.Kš
œ˜Kš
œ
˜
Kš
œ˜—Kšžœ
˜—š
œ˜Kš
œ1˜1Kš
œ*˜*Kšœžœ
˜Kš
œ˜—š
œ˜Kš
œ3˜3Kš
œ)˜)Kšœžœ
˜Kš
œ˜—K˜—š œžœ?žœžœ˜gKšœžœ ˜)šžœžœ
žœž˜š
œ˜Kš
œ.˜.Kš
œ˜Kš
œ
˜
Kš
œ˜—Kšžœ
˜—š
œ˜Kšœ2‘˜OKš
œ˜Kš
œ
˜
Kš
œ˜—š
œ˜Kšœ3‘˜JKš
œ˜Kš
œ˜Kš
œ˜—K˜—š œžœ?žœžœ˜_šžœžœ5˜ZKšžœ&˜*—K˜—Kšœžœ
˜Kšœžœ
˜š
œ˜Kšœ	žœγ
˜π
š
œ%˜%Kš
œ ˜ Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ˜Kš
œ"˜"—Kš
œ'˜'—™)š
œ(˜(Kš
œ#˜#Kš
œ$˜$Kš
œ#˜#—Kš
œ(˜(Kš
œ(˜(Kš
œ.˜.—™Kšœ/‘˜KKš
œ"˜"Kš
œ*˜*Kš
œ,˜,Kš
œ*˜*Kš
œ˜Kš
œ/˜/Kš
œ0˜0Kš
œ/˜/—K™Kš
Οl™š œžœ-˜IKš
œ3™3—š 	œžœ.˜KKšœžœž
œ‘œ™8—š œžœ-˜IKšœžœ
ž
œ‘œ™6—š œžœ˜2Kšœžœ	‘
œ™'—š œžœ
˜šžœž˜
Kš
œ'˜'Kš
œ"˜"Kšžœžœ˜—Kš‘œžœ
ž
œ‘œ™7Kšœžœ	ž
œ‘œ™6—K˜Kš
’™š œžœ	˜%Kš‘œ‘œ™—š œžœ
˜šžœž˜
Kšœžœ‘
˜:Kšœžœ‘˜&Kšœ!‘˜(Kšžœžœ˜—Kšœž
‘
œžœž‘œ
‘œ
™DKš	‘œž
‘
œžœžœ
™2Kš‘œ‘™4—š œžœ	˜%Kšœ‘œ™—š œžœ
˜šžœž˜
Kšœ‘	˜Kšœ5‘˜AKšœZ‘˜iKšœi‘™xKšžœžœ˜—Kšœ‘œ™ Kšœ‘œ™1Kšœ‘œ0™M—š 
œžœ
˜šžœž˜
Kšœ‘	˜Kšœ8‘˜DKšœY‘˜hKšžœžœ˜—Kšœ‘œ™ Kš
œN™N—K™Kš
’
™
š œžœ‘˜FK™—Kš
’™Kš œžœ6˜VKš 
œžœD˜eKš 
œžœ6˜WKš 
œžœ˜?Kš œžœD˜fKš œžœ™0š œ˜šžœ
žœžœ
‘˜*Kšœ‘
˜#Kšœ‘
˜#Kšœ‘
˜#Kšœ‘
˜#Kšœ‘
˜#Kšžœžœ˜—Kš
œ˜—Kšœžœ"˜.š œžœžœ˜=Kšœ)žœ˜.K˜—š œžœžœ˜Bš œžœžœ˜=šœžœž˜Kš
œG˜GKš
œH˜HKš
œ˜Kšœžœ˜Kš
œ˜Kšžœžœ
˜—K˜—Kš
œ˜Kšžœ	žœ#˜2K˜—K˜š 
œžœ˜8Kš‘œžœ™#—š 
œžœ˜6Kš‘œžœ™#—K™š
’/™/K™DKšœ=‘˜AKšœ;‘˜@Kšœ<‘˜@Kšœ;‘˜?Kšœ?‘˜CKšœ?‘˜CKšœ<‘˜@Kšœ?‘˜CKš
‘:™:Kšœ<‘˜@Kšœ<‘˜@K˜—š
’™™Kš
œO˜OKš
œO˜O—™Kš
œ:˜:Kš
œ4˜4Kš
œ,˜,Kš
œ.˜.Kš
œ.˜.—™š	žœžœ
ž
œ
žœ	ž˜#Kšœ8žœ˜LKšžœ
˜——™Kš
œ,˜,—™šžœžœ
žœž˜Kšœ8žœ˜LKšžœ
˜——™Kš
œ.˜.Kš
œ.˜.Kš
œ0˜0Kš
œ.˜.—š
œ	™	Kš
œT˜TKš
œT˜TKš
œU˜UKš
œS˜SKš
œT˜T—K˜—K™Kš
’™š
œ!˜!š
œ&˜&Kš
œ>˜>Kšœ1žœ
žœ
˜B—K˜—Kš
œ4˜4Kšžœ
˜Kš
œ˜K˜—Kšžœ
˜˜K˜——…—4
Nž